

## High Efficiency, Fast Response, 5A, 30V Input Synchronous Buck Regulator with Accurate EN threshold


### **General Description**

The SY21211, high efficiency synchronous step-down DC/DC converter is capable of delivering 5A output current while operating over a wide input voltage range from 4.5V to 30V. The device integrates very low  $R_{\rm DS(ON)}$  main and synchronous MOSFETs to minimize the conduction loss and deliver high efficiency.

The SY21211 uses the instant PWM architecture to achieve fast transient responses for high step-down ratio applications and high efficiency at light loads. In addition, it operates at pseudo-constant frequency of 500kHz under continuous conduction mode to minimize the size of inductor and capacitor.

The device is available in a 3mm x 4 mm DFN package.

### **Ordering Information**



Ordering Number	Package type	Note
SY21211DNC	DFN4×3-12	
SY21211FCC	SO8E	

### **Features**

- 4.5-30V Input Voltage Range
- 5A Continuous, 6A Peak Load Current Capability
- Low  $R_{DS(ON)}$  for Internal Switches (Top/Bottom): 70 m $\Omega$  /40 m $\Omega$
- Instant PWM Architecture to Achieve Fast Transient Responses
- External Soft-start Limits the Inrush Current
- Pseudo-constant Frequency: 500kHz at Heavy Loads
- 1.5% 0.6V Reference
- Output Over Current Limit
- Output Short Circuit Protection with Current Fold Back
- Thermal Shutdown and Auto Recovery
- RoHS Compliant and Halogen Free
- Compact Package: DFN4×3-12/SO8E

## **Applications**

- LCD-TVs
- Set-Top Boxes
- Notebooks
- High Power AP Routers
- Storage
- Networking
- •

## **Typical Applications**




Figure 1. Schematic Diagram (SY21211DNC)




Figure 2. Efficiency vs. Load Current (SY21211DNC)










Figure 3. Schematic Diagram (SY21211FCC)

Figure 4. Efficiency vs. Load Current (SY21211FCC)



## Pinout (top view)





Top Mark: ADSxyz for SY21211DNC (Device code: ADS, x=year code, y=week code, z= lot number code) AHHxyz for SY21211FCC (Device code: AHH, x=year code, y=week code, z= lot number code)

Pin Name	DFN4x3-12	SO8E	Pin Description
BS	1	1	Boot-strap pin. Supply high side gate driver. Connect a 0.1μF ceramic capacitor between this pin and the LX pin.
LX	2,3,4	2	Inductor pin. Connect this pin to the switching node of the inductor.
EN	5	3	Enable control input. The device has an accurate 1.2V rising threshold that allows the user to program an accurate turn-on threshold using a resistor divider, or adding a turn-on delay by using a low pass RC filter between the host and the pin.
PG	6	/	Power good Indicator. Open-drain output. Low output if the output voltage is less than 90% of target voltage, high-impedance otherwise.
FB	7	5	Output feedback pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: $V_{OUT}=0.6\times(1+R_1/R_2)$
SS	8	4	Soft-start programming pin. Connect a capacitor from this pin to the ground to program the soft-start time. $t_{SS}$ =Css×0.6V/10 $\mu$ A
VCC	9	6	Internal 3.3V LDO output. Power supply for internal analog circuits and driving circuit. Add a 1µF bypass capacitor to the GND.
SVIN	10	7	Analog supply input. Bypass a 1µF capacitor to the ground.
PVIN	11,12	8	Power supply input. Decouple this pin to GND pin with at least a $10\mu F$ ceramic capacitor.
GND	Exposed Pad	Exposed Pad	Ground pin.



### **Function Block**




Figure 5. Block Diagram

## Absolute Maximum Ratings (Note 1)

PVIN, SVIN, LX, BS, EN, PG	33V
VCC, FB, SS, BS-LX	
Power Dissipation, PD @ TA = 25°C, DFN4×3-12/SO8E	2.8/3.3W
Package Thermal Resistance (Note 2)	
θ ja	36/30°C/W
heta 1C	18°/10°C/W
Junction Temperature Range	150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	
Dynamic LX voltage in 10ns duration	IN+3V to GND-4V

# Recommended Operating Conditions (Note 3) Supply Input Voltage ------

Supply Input Voltage	4.5 V to 30 V
Junction Temperature Range	
Ambient Temperature Range	



### **Electrical Characteristics**

 $(V_{IN} = 12V, V_{OUT} = 5V, C_{OUT} = 47\mu F, T_A = 25^{\circ}C, I_{OUT} = 1A \text{ unless otherwise specified})$ 

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Voltage Range	V <sub>IN</sub>		4.5		30	V
Quiescent Current	$I_Q$	$I_{OUT}=0, V_{FB}=V_{REF}\times 105\%$		200		μA
Shutdown Current	I <sub>SHDN</sub>	EN=0		5	10	μA
Feedback Reference	$V_{ m REF}$		0.591	0.6	0.609	V
Voltage	V REF		0.391	0.0	0.009	v
FB Input Current	$I_{FB}$	$V_{FB}=V_{CC}$	-50		50	nA
Top FET RON	R <sub>DS(ON)1</sub>			70		mΩ
Bottom FET RON	R <sub>DS(ON)2</sub>			40		mΩ
Bottom FET Current	$I_{LIM}$		5			A
Limit	ILIM		3			A
EN Falling Threshold	V <sub>ENL</sub>		1.1	1.2	1.3	V
EN Threshold Hysteresis	V <sub>EN,HYS</sub>			0.1		V
Input UVLO Threshold	V <sub>UVLO</sub>				4	V
UVLO Hysteresis	V <sub>HYS</sub>			0.2		V
Oscillator Frequency	fosc	I <sub>OUT</sub> =200mA		500		kHz
Min ON Time				80		ns
Min OFF Time				120		ns
Internal LDO Output	V <sub>VCC</sub>	V <sub>IN</sub> =4V	3.2	3.3	3.4	V
Thermal Shutdown	$T_{SD}$			160		°C
Temperature	1 SD			100		
Thermal Shutdown	T <sub>SD,HYS</sub>			20		°C
Hysteresis	1 SD,HYS					


**Note 1**: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Note 2:  $\theta_{JA}$  is measured in the natural convection at  $T_A$  = 25°C on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Paddle of DFN3x3-12/SO8E packages is the case position for  $\theta_{JC}$  measurement.


**Note 3:** The device is not guaranteed to function outside its operating conditions.





## **Typical Performance Characteristics**



























### **Operation**

The SY21211 is a synchronous buck regulator that integrates the PWM control and low  $R_{\rm DS(ON)}$  top and bottom MOSFETs on the same die to enable highefficiency operation. This regulator can achieve high efficiency and high switching frequency simultaneously, to minimize the external inductor and capacitors sizes, resulting in a minimum solution footprint.

The SY21211 provides protection functions such as cycle by cycle current limit and thermal shutdown protection.

The EN pin accurate turn-on threshold enables increasing the UVLO threshold as required, based on the application requirements.

### **Applications Information**

The following paragraphs provide information on the selection of the external components required, based on the application requirements.

#### Feedback Resistor Dividers R<sub>1</sub> and R<sub>2</sub>:

Choose  $R_1$  and  $R_2$  to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both  $R_1$  and  $R_2$ . A value of between  $10k\Omega$  and  $1M\Omega$  is highly recommended for both resistors. If  $V_{OUT}$  is 3.3V,  $R_1$ =100k $\Omega$  is chosen, then using the following equation,  $R_2$  can be calculated to be 22.1k $\Omega$ :

$$R_2 = \frac{0.6V}{V_{OUT} - 0.6V} R_1$$

$$Q.6V_{FB}$$

$$R_2$$


$$R_2$$

#### **Input Capacitor CIN:**

The ripple current through input capacitor is calculated as:

$$I_{CIN\_RMS} = I_{OUT} \times \sqrt{D(1-D)}$$
.

To minimize the potential noise problem, a typical X5R or better grade ceramic capacitor should be placed really close to the PVIN and the GND pins. Care should be taken to minimize the loop area formed by  $C_{\rm IN}$ , and the PVIN/GND pins. In this case, a  $10\mu F$  low ESR ceramic capacitor is recommended.



The internal analog circuit is powered from the SVIN. To minimize noise, a  $1\mu F$  ceramic capacitor connected between the SVIN and GND pins is recommended. A low-pass RC filter can also be added from the power input to the SVIN when large switching noise is present in the system.

#### **Output Capacitor Cout:**

The output capacitor is selected to handle the output ripple requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use an X5R or better grade ceramic capacitor greater than  $47\mu F$  capacitance.

#### **Output Inductor L:**

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V_{\text{OUT}}(1 - V_{\text{OUT}}/V_{\text{IN,MAX}})}{f_{\text{SW}} \times I_{\text{OUT,MAX}} \times 40\%}$$

Where fsw is the switching frequency and  $I_{\text{OUT},\text{MAX}}$  is the maximum load current.

The SY21211 is tolerant of different ripple current amplitudes. Consequently, the final choice of inductance can be slightly different than the calculated value without significantly impacting the performance.

 The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

Isat, min > Iout, max + 
$$\frac{\text{Vout}(1\text{-Vout/Vin,max})}{2 \times \text{fsw} \times L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is



desirable to choose an inductor with DCR<10m $\Omega$  to achieve a good overall efficiency.

#### Soft-start


Connect a capacitor from the soft-start programming pin to ground to program the softstart time.

 $t_{SS}=Css\times0.6V/10\mu A$ 

#### **Enable Operation**

Pulling the EN pin low (<1.2V) disables the operation of the part, placing it in shutdown mode. During the shutdown mode, the SY21211 current drops to lower than  $5\mu A$ . Driving the EN pin high (>1.3V) enables the soft-start circuit to ensure limiting of the inrush currents during startup.

For applications where the internally set UVLO threshold is too low, a resistor divider connected between VIN and GND with the center tap connected to the EN pin can be used to adjust the UVLO threshold as shown in the picture below:




Selecting a common resistor value for R4, for example  $10K\Omega$ , the second resistor R3 can be calculated using the following equation:

$$R3 = R4 \times \frac{V_{TH\_UVLO-}(V_{ENL}+V_{EN,HYS})}{V_{ENL}+V_{EN,HYS}}$$

where  $V_{TH\_UVLO}$  is the new target UVLO threshold. For the above example, for an UVLO target threshold of 8V, the calculated R4 value is:  $103K\Omega$ . Selecting the closest 1% tolerance value, R4 is chosen to be  $102 \ K\Omega$ .

#### **External Bootstrap Capacitor**

This capacitor provides the gate driver voltage for internal high side MOSEFET. A 100nF low ESR ceramic capacitor connected between the BS pin and the LX pin is recommended.



#### VCC LDO

The internal 3.3V LDO provides the power supply for internal analog circuits and power MOSFETs. This pin should be bypassed to ground with a  $1\mu F$  ceramic capacitor. The LDO can supply an external load for loads of 20mA, or less.




#### **Power Good Indicator**

PG is an open-drain output pin. The pin is pulled to ground if the output voltage is lower than 90% of the target voltage, and high-impedance otherwise.

#### Feed Forward Capacitor CFF:

The SY21211 uses instant PWM architecture to achieve good stability and fast transient responses. In applications with high step load currents, adding an RC network, consisting of  $R_{FF}$  and  $C_{FF}$ , in parallel with  $R_1$  may further speed up the load transient responses.



A  $1k\Omega$  R<sub>FF</sub> is recommended .The selection of C<sub>FF</sub> is related to the output capacitance present on the rail. Select the recommended C<sub>FF</sub> value using the following table:

$C_{OUT}(\mu F)$	C <sub>FF</sub> (nF)
47	0.1
100	0.68
220	1
330	3.3
470	6.8
680	10
1000	47



### Schematic (SY21211DNC)




Figure 1. Schematic Diagram

### **BOM List of (SY21211DNC)**

Designator	Description	Part Number	Manufacturer	
C1	47uF/50V Electrolytic Cap			
C2、C3	2.2uF/50V/X5R,1206	C3216X5R1H225K	TDK	
C4	1uF/50V/X7R, 1206	C3216X7R1H105K	TDK	
C6	47uF/6.3V/X5R,1206	C3216X5R0J476M	TDK	
C7	0.1uF/50V/X7R, 0603	C1608X7R1H104K	TDK	
C8	1uF/16V/X7R, 0603	C1608X7R1C105K	TDK	
C9	47nF/50V/X7R,0603	C1608X7R1H473K	TDK	
C10	47pF/50V/C0G,0603	C1608C0G1H470J	TDK	
L1	2.2uH/12A	PCMB104T-2R2MS	CYNTEC	
R1	2Ω , 1%, 0603			
R2	49.9k , 1%, 0603			
R3、R4	100k , 1%, 0603			
R5	1MΩ , 1%, 0603			
R6	10k, 1%, 0603			



#### **Schematic ( SY21211FCC)**




Figure 1. Schematic Diagram

#### **BOM List of SY21211FCC**

Designator	Description	Part Number	Manufacturer	
C1	47uF/50V Electrolytic Cap			
C3	47uF/6.3V/X5R,1206	C3216X5R0J476M	TDK	
C4 、C5	2.2uF/50V/X5R,1206	C3216X5R1H225K	TDK	
C6	1uF/16V/X7R, 0603	C1608X7R1H105K	TDK	
C7、C10	0.1uF/50V/X7R, 0603	C1608X7R1H104K	TDK	
C8	47nF/50V/X7R,0603	C1608X7R1H473K	TDK	
C9	47pF/50V/COG,0603	C1608C0G1H470J	TDK	
L1	2.2uH/12A	PCMB104T-2R2MS	CYNTEC	
R1	49.9k , 1%, 0603			
R2	100k , 1%, 0603			
R3	10k , 1%, 0603			
R4	1MΩ, 1%, 0603			
R5	$2\Omega$ , 1%, 0603			





#### Layout Design:


Place the following components close to the device:  $C_{\rm IN},\,C_{\rm VCC}\,L,\,R_1$  and  $R_2.$ 


- 1) It is desirable to maximize the PCB copper area connecting to the GND pin to achieve the best thermal and noise performance. If the board space allows, a large copper pour connected to ground is recommended.
- 2) C<sub>IN</sub> must be close to IN and the GND pins. The loop area formed by C<sub>IN</sub> and GND must be minimized.
- 3) The PCB copper area associated with the LX pin must be minimized to minimize radiated emissions (EMI).

- 4) The components R<sub>1</sub> and R<sub>2</sub> and the trace connecting to the FB pin must NOT be adjacent to the LX net on the PCB layout to avoid crosstalk.
- 5) If the system chip interfacing with the EN pin has a high impedance state during shutdown, and the IN pin is connected directly to a power source such as a Li-Ion battery, add a pull-down  $1M\Omega$  resistor between the EN and the GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.




## DFN4×3-12 Package Outline & PCB Layout





**Top View** 

**Bottom View** 




**Side View** 


PCB layout (Recommended)

Notes: All dimension in millimeter and exclude mold flash & metal burr




## **SO8E Package Outline & PCB Layout**






Top view



Side view



Front view

Recommended PCB layout (Reference Only)

Notes: All dimension in millimeter and exclude mold flash & metal burr.




## **Taping & Reel Specification**

## 1. Taping orientation SOP8-E




### **DFN4x3 (DFN4030)**



Feeding direction -



## 2. Carrier Tape & Reel specification for packages



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
SOP8E	12	8	13"	400	400	2500
DFN4x3	12	8	13"	400	400	5000

### 3. Others: NA





#### IMPORTANT NOTICE

- 1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
- 2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
- 3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
- 4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
- 5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
- 6. No offer to sell or license. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2019 Silergy Corp.

All Rights Reserved.