

SY22650B

General Description

The SY22650B is a single-stage flyback and PFC controller designed for constant voltage (CV) applications. It uses primary-side control to reduce the total solution cost, constant on-time control to achieve a high power factor, and drives the flyback converter in quasi-resonant mode for high efficiency. The device also employs adaptive PWM/PFM control for improved light-load efficiency.

The SY22650B provides reliable protections including short-circuit protection (SCP), open-LED protection (OLP), overtemperature protection (OTP), transformer shorted protection, and power diode shorted protection.

The SY22650B is available in a compact SO8 package.

Typical Application

Features

- 9V to 22V Input Voltage Range
- 0.45mA (typ.) Quiescent Current Iq
- Primary-Side Constant Voltage Control Eliminates the Optocoupler
- Valley Turn-On of the Primary MOSFET for Low Switching Losses
- Internal High Current MOSFET Driver: 0.1A Sourcing and 0.5A Sinking
- Power Factor >0.90 with Single-Stage Conversion
- 100kHz Maximum Switching Frequency
- Quick Startup: <500ms
- Output Current Limit of Approximately 1.2x the Rated Current
- RoHS-Compliant and Halogen-Free
- Compact Package: SO8

Applications

- AC/DC Adapters
- Battery Chargers
- LED Lighting




Figure 1. Schematic Diagram

Efficiency vs. Input Voltage (V_{AC})




Figure 2. Efficiency vs. Load Current



Ordering Information

SY22650 □(□□)□


Temperature Code
Package Code
Optional Spec Code

Ordering Part Number	Package Type	Top Mark
SY22650BFAC	SO8 RoHS-Compliant and Halogen-Free	BEVxyz

x = year code, y = week code, z = lot number code

Pin Description


Pinout (top view)



Pin Number	Pin Name	Pin Description
1	COMP	Loop compensation pin. Connect an RC network between this pin and ground.
2	Сым	Current limit pin. Add a 220nF ceramic capacitor to GND; output current will be limited to approximately 1.2x the rated current. If this function is not needed, connect the CLIM pin to GND.
3	ISEN	Current limit pin
4	GND	Ground pin
5	DRV	Gate driver pin. Connect this pin to the gate of primary MOSFET with a resistor.
6	Vin	Power supply pin.
7	V _{SEN}	Output voltage and inductor current zero detection. This pin receives the auxiliary winding voltage through a resistor divider.



Functional Block Diagram



Absolute Maximum Ratings

Parameter (Note 1)	Min	Тур	Max	Unit
V _{IN} , DRV	-0.3		36	
Vsen	-0.3		V _{IN} + 0.3V	V
ISEN, COMP, CLIM		3.6		
Supply Current IVIN		20		mA
Lead Temperature (Soldering, 10 sec.)			260	
Junction Temperature, Operating	-40		150	°C
Storage Temperature	-65		150	

Thermal Information

Parameter (Note 2)	Тур	Unit
θ _{JA} Junction-to-Ambient Thermal Resistance	88	°C/W
θ _{JC} Junction-to-Case Thermal Resistance	45	C/vv
P_D Power Dissipation $T_A = 25^{\circ}C$	1.1	W

Recommended Operating Conditions

Parameter (Note 3)	Min	Max	Unit
V _{IN} , DRV	9	22	V
Junction Temperature, Operating	-40	125	°C



SY22650B

Electrical Characteristics

 $(V_{OUT} = 12V \text{ (Note 3)}, T_A = 25^{\circ}C, \text{ unless otherwise specified.)}$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Voltage Range	Vvin		9		22	V
V _{IN} Turn-On Threshold	V _{VIN_ON}		18.5	21.5	23.5	V
V _{IN} Turn-Off Threshold	V _{VIN_OFF}		6.5	7.5	8.5	V
V _{IN} OVP voltage	VVIN_OVP		22	24.5	27	V
Startup Current	Ist	$V_{VIN} < V_{VIN_OFF}$	0.75	1.85	3	μA
Quiescent Current	Ι _Q		0.3	0.45	0.6	mA
Shunt Current in OVP Mode	IVIN_OVP	$V_{VIN} > V_{VIN_OVP}$		15		mA
Current Limit Voltage	VISEN_LIMIT	1.0V > V _{SEN} > 0.2V	0.9	1.0	1.1	V
Protect Current Limit Voltage	VISEN_OCP		1.2	1.5	1.8	V
V _{FB} at Fast Startup	VFB_LOW		1.04	1.10	1.14	V
Internal Reference Voltage	VREF		1.225	1.250	1.275	V
Threshold Value of Maximum VFB	Vfb_high		1.33	1.40	1.45	V
OVP Voltage Threshold	VFB_OVP			V _{FB_HIGH} + 0.1		V
Blanking Time for Off-Time	t _{OFF_MIN1}	$V_{\text{ISEN}_{\text{HOLD}}} = 0.15V$	1.4	1.7	2.1	μs
Blanking Time for On-Time	toff_min2	VISEN_HOLD = 0.40V	1.9	2.6	3.4	μs
Gate Driver Voltage	VGATE		10	12	13.5	V
Typical Source Current	ISOURCE		60	75	90	mA
Typical Sink Current	Isink		300	400	500	mA
Maximum On-Time	ton_max	V _{COMP} = 2.5V	6.5	10	13.5	μs
Minimum On-Time	ton_min		0.15	0.3	0.45	μs
Maximum Switching Frequency	f _{MAX}		75	100	125	kHz
Output Current Limit	Vclim		0.30	0.33	0.36	V
Thermal Shutdown Temperature	T _{SD}			155		°C


Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Note 2: θ_{JA} is measured in the natural convection at $T_A = 25^{\circ}$ C on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2" x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

Note 3: Increase V_{IN} pin voltage gradually higher than V_{VIN,ON} voltage then turn down to 12V.




Typical Performance Characteristics







Time (10ms/div)




Time (40ms/div)



Time (200ms/div)



Time (40ms/div)



Time (40ms/div)

5



Operation

The SY22650B is a single-stage flyback and PFC controller designed for constant voltage (CV) applications. It uses primary-side control to eliminate optocouplers and reduce feedback circuit cost, and constant on-time control to achieve a high-power factor.

In order to reduce switching losses and improve EMI performance, the SY22650B uses quasi-resonant switching mode, in which the power MOSFET is turned on at the voltage valley. The relatively small (5µA typ.) startup current further reduces the standby power loss. The maximum switching frequency is clamped to 100kHz to reduce switching losses and improve EMI performance. The SY22650B is specifically designed to ensure good transition performance, and it also employs adaptive PWM/PFM control for improved average efficiency.

The SY22650B startup process is optimized internally, and quick startup (<500ms) is achieved with no additional circuits.

The SY22650B provides reliable protections including short-circuit protection (SCP), open-LED protection (OLP), overtemperature protection (OTP), transformer shorted protection, and power diode shorted protection.

The SY22650B is available in an SO8 package.

Application Information

Quick Startup

After the AC supply or DC bus is powered on, capacitor C_{VIN} (across the V_{IN} and GND pins) is charged up by bus voltage through the startup resistor R_{ST} . When V_{VIN} rises above $V_{VIN,ON}$, the internal blocks turn on and the PWM output is enabled.

The output voltage is fed back through the V_{SEN} pin, which is used as feedback control signal, V_{FB}. If V_{FB} is lower than the threshold V_{FB,LOW}, which means that the output voltage didn't reach the target, V_{COMP} is pulled up and clamped high; if V_{FB} is higher than V_{FB,LOW}, V_{COMP} is controlled by the internal gain modulator.

This operation is aimed to build up enough output voltage for auxiliary winding bias supply as quickly as possible. It is enabled only one time, when V_{VIN} is greater than $V_{VIN,ON}$.

 V_{COMP} is pre-charged by an internal current source to $V_{\text{COMP,IC}}$ and held at this level until the quick startup process is complete.

The startup resistor R_{ST} and capacitor C_{VIN} are selected using the following steps:

1. Ensure that the current through R_{ST} is larger than I_{ST} and smaller than I_{VIN_OVP} :

$$\frac{V_{\text{BUS}}}{I_{\text{VIN}_{\text{OVP}}}} < \!\!R_{\text{ST}} < \!\frac{V_{\text{BUS}}}{I_{\text{ST}}}$$

where V_{BUS} is the bus line voltage.

2. Select C_{VIN} to obtain a desired startup time $t_{ST,}$ and ensure the output voltage can ramp up to the target voltage during this time.

$$\mathbf{C}_{\mathrm{VIN}} \!=\! \frac{(\frac{\mathbf{V}_{\mathrm{BUS}}}{\mathbf{R}_{\mathrm{ST}}} \!\!-\!\! \mathbf{I}_{\mathrm{ST}}) \!\times\! \mathbf{t}_{\mathrm{ST}}}{\mathbf{V}_{\mathrm{VIN}_{\mathrm{ON}}}}$$

- If C_{VIN} is too small to build up the output voltage, increase C_{VIN} and decrease R_{ST}, then repeat the design from Step 1 until an optimal startup sequence is obtained.
- 4. When $V_{FB} < 0.2V$, V_{ISEN} will be limited to 0.4V. When $1.0V \ge V_{FB} \ge 0.2V$, V_{ISEN} will be limited to 1.0V.




Figure 3. Startup

Shutdown

After the AC supply or DC bus is powered off, the energy stored in the bus capacitor will be discharged. When the auxiliary winding of the flyback transformer cannot supply enough energy to the V_{IN} pin, V_{VIN} will drop. Once V_{VIN} is below V_{VIN,OFF}, the device will stop working and V_{COMP} will be discharged to zero.



Quasi-Resonant (QR) Operation

QR operation provides low turn-on switching losses for the flyback converter. The voltage across the drain and source of the primary MOSFET is reflected by the auxiliary winding of the flyback transformer. The V_{SEN} pin detects the voltage across the auxiliary winding through a resistor divider. The MOSFET is turned on when the voltage across the drain and source of the primary MOSFET is in a valley.




Figure 4. QR Operation

Output Voltage Control

In order to achieve primary-side constant voltage control, the output voltage is monitored using the auxiliary winding voltage.

As shown in Figure 5, the voltage across the auxiliary winding during off-time is:

$$V_{AUX} = (V_{OUT} + V_{D,F}) \times \frac{N_{AUX}}{N_s}$$

where N_{AUX} is the number of turns of auxiliary winding; N_S is the number of turns of secondary winding; $V_{D,F}$ is the forward voltage of the power diode.




Figure 5. VSEN Pin Connection

is sampled by the IC as the output voltage feedback. The resistor divider is designed using the following equation:

$$V_{\text{OUT}} = \frac{V_{\text{REF}}}{\frac{R_{\text{VSEN,D}}}{R_{\text{VSEN,U}} + R_{\text{VSEN,D}}} \times \frac{N_{\text{AUX}}}{N_{\text{S}}}}$$

where V_{REF} is the internal voltage reference.




Figure 6. Auxiliary Winding Voltage Waveforms

Output Current Limit

Capacitor C_{LIM} limits the maximum output current. When setting V_{ISEN} \approx 0.9V at minimum input voltage and full load, the output current will be limited to approximately 1.2x the rated current.




Figure 7. Current Sense

At the current zero-crossing point, $V_{D,F}$ is nearly zero, so V_{OUT} is directly proportional to V_{AUX} . The voltage at this time

Load Transient Performance

The SY22650B is specifically designed to ensure good load transient performance.



When V_{SEN} reaches $V_{FB,HIGH}$, the IC operates in maximum t_{OFF} (Typ.=500us)mode to decrease the output energy, and COMP is pulled down to decrease the energy output, as shown in Figure 8.




Figure 8. Full Load Transition to Light Load

When V_{SEN} reaches $V_{\text{FB,LOW}}$, the IC operates in maximum I_{PEAK} mode (V_{ISEN_LIMIT}) to increase output energy, and COMP is charged to increase the energy output, as shown in Figure 9.




Figure 9. Light Load Transition to Full Load

RISEN Design

The maximum power inductor current ($I_{P_{-}PK_{-}MAX}$) occurs at minimum input voltage under full load. Select R_{ISEN} as follows:

$$R_{\rm ISEN} = \frac{90\% \times V_{\rm ISEN, LIMIT}}{I_{P_PK_MAX}}$$

where $V_{\text{ISEN,LIMIT}}$ protects the transformer (if V_{ISEN} reaches this voltage, the gate will turn off), and $I_{P_PK_MAX}$ is the maximum current in steady state.

Short-Circuit Protection (SCP)

When the output is shorted to ground, the output voltage is clamped to zero. The voltage of the auxiliary winding is proportional to the output winding, so the valley signal cannot be detected by V_{SEN} . Without valley detection, the MOSFET cannot be turned on until the maximum off-time toFF,MAX (64us Typ.) expires. If the MOSFET is turned on by toFF,MAX 64 times consecutively, the device will enter hiccup mode.

The hiccup time is determined by the parameters in Figure 1:

$$t_{hiccup} \approx \frac{(V_{VIN_ON} - V_{VIN_OFF}) \times C_{VIN}}{\frac{V_{BUS}}{R_{ST}} - I_{ST}}$$

Single-Fault Design

If the V_{SEN} pin is shorted to the GND pin or floating, the valley signal cannot be detected, which is similar to SCP. If this occurs, the system will operate in hiccup mode.

If the transformer is shorted, V_{ISEN} will exceed $V_{\text{ISEN}_{OCP}}$, which will also trigger hiccup mode operation. This also protects against a secondary diode short.

Power Devices Design

MOSFET and Diode

The MOSFET and secondary power diode have to be rated to sustain the applied voltage when operating with maximum input voltage under full load, as shown by the following equations:

$$V_{\text{MOS}_\text{DS}_\text{MAX}} = \sqrt{2} V_{\text{AC}_\text{MAX}} + N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D}_\text{F}}) + \Delta V_{\text{S}}$$

$$V_{D_{R}_{MAX}} = \frac{\sqrt{2}V_{AC_{MAX}}}{N_{PS}} + V_{OUT}$$

where $V_{AC,MAX}$ is the maximum input AC RMS voltage; N_{PS} is the turns ratio of the flyback transformer; V_{OUT} is the rated



SY22650B

output voltage; $V_{D,F}$ is the forward voltage of secondary power diode; ΔV_S is the overshoot voltage clamped by the RCD snubber during off-time.

The current rating for the MOSFET and power diode is calculated for the minimum input voltage under full load using the following equations:

$$I_{MOS_PK_MAX} = I_{P_PK_MAX}$$
$$I_{MOS_RMS_MAX} = I_{P_RMS_MAX}$$
$$I_{D_PK_MAX} = N_{PS} \times I_{P_PK_MAX}$$
$$I_{D_AVG} = I_{OUT}$$

where IP-PK-MAX and IP-RMS-MAX are maximum primary peak current and RMS current, which are discussed in later sections.

Transformer (N_{PS} and L_M)

N_{PS} is limited by the voltage rating of the power MOSFET:

$$N_{PS} \leq \frac{V_{MOS_(BR)DS} \times 90\% \text{-} \sqrt{2} V_{AC_MAX} \text{-} \Delta V_{S}}{V_{OUT} \text{+} V_{D_F}}$$

where $V_{\text{MOS},(\text{BR})\text{DS}}$ is the breakdown voltage of the power MOSFET.

In quasi-resonant mode, each switching period cycle t_s consists of three parts: current rising time t_1 , current falling time t_2 , and quasi-resonant time t_3 , as shown in Figure 10.




Figure 10. Switching Waveforms

The SY22650B operates in constant on-time mode to achieve a high power factor. The on-time increases with the input AC RMS voltage decreasing and the load increasing.

When operating with minimum input AC RMS voltage under full load, the on-time reaches its maximum value. Conversely, when the input voltage is at the peak value, the off-time reaches it maximum value. Therefore, the minimum switching frequency f_{S-MIN} occurs at the peak value of input voltage with minimum input AC RMS voltage and maximum load, which is also the condition for the maximum peak current through the MOSFET and the transformer (IP_PK_MAX).

With the minimum frequency f_{S-MIN} being set, the inductance of the transformer windings can be calculated based on the following design flow:

1. Select NPS:

$$N_{PS} \leq \frac{V_{MOS_(BR)DS} \times 90\% \text{-} \sqrt{2} V_{AC_MAX} \text{-} \Delta V_{S}}{V_{OUT} \text{+} V_{D_F}}$$

- 2. Preset minimum frequency f_{S-MIN}. Generally, f_{S_MIN} higher than 70kHz is not recommended with full-range input voltage.
- 3. Compute relative t_s and t₁ (t₃ is omitted to simplify the design here):

$$t_{s} = \frac{1}{f_{s_{MIN}}}$$
$$t_{s} \times N_{re} \times (V_{even} + V_{re})$$

$$t_1 = \frac{V_{S} + V_{PS} + (V_{OUT} + V_{D_F})}{\sqrt{2}V_{AC MIN} + N_{PS} \times (V_{OUT} + V_{D_F})}$$

4. Compute inductance LM:

$$L_{M} \!=\! \frac{V_{AC_MIN}^{2} \!\times\! t_{1}^{2} \!\times\! \eta}{2P_{OUT} \!\times\! t_{s}}$$

5. Compute t₃:

$$t_3 = \pi \times \sqrt{L_M \times C_{Drain}}$$

where C_{DRAIN} is the parasitic capacitance at the MOSFET drain.

6. Compute primary maximum peak current I_{P-PK-MAX} and RMS current I_{P-RMS-MAX} for the transformer fabrication:

$$\begin{split} I_{P_PK_MAX} = & \frac{2P_{OUT} \times [\frac{L_{M}}{\sqrt{2}V_{AC_MIN}} + \frac{L_{M}}{N_{PS} \times (V_{OUT} + V_{D_F})}]}{L_{M} \times \eta} \\ + & \frac{\sqrt{4P_{OUT}^{2} \times [\frac{L_{M}}{\sqrt{2}V_{AC_MIN}} + \frac{L_{M}}{N_{PS} \times (V_{OUT} + V_{D_F})}]^{2} + 4L_{M} \times \eta \times P_{OUT} \times t_{3}}{L_{M} \times \eta} \end{split}$$



where η is the efficiency; P_{OUT} is the rated full load power.

7. Adjust t_1 and t_s to t_1' and t_s' considering the effect of t_3 :

$$t'_{S} = \frac{\eta \times L_{M} \times I^{2}_{P_{P}PK_{MAX}}}{4P_{OUT}}$$
$$t'_{1} = \frac{L_{M} \times I_{P_{P}PK_{MAX}}}{\sqrt{2}V_{AC_{MIN}}}$$
$$I_{P_{RMS_{MAX}}} \approx \sqrt{\frac{t'_{1}}{6t'_{S}}} \times I_{P_{P}PK_{MAX}}$$

8. Compute secondary maximum peak current I_{S-PK-MAX} and RMS current I_{S-RMS-MAX} for the transformer fabrication:

$$I_{S_PK_MAX} = N_{PS} \times I_{P_PK_MAX}$$
$$t_{2}^{'} = t_{3}^{'} - t_{1}^{'} - t_{3}$$
$$I_{S_RMS_MAX} \approx \sqrt{\frac{t_{2}^{'}}{6t_{3}^{'}}} \times I_{S_PK_MAX}$$

Transformer Design (N_P, N_S, N_{AUX})

The design of the transformer is similar to a typical flyback transformer, with the required parameters shown in Table 1.

Table 1. Required Transformer Parameters

Parameter	Symbol
Turns ratio	N _{PS}
Inductance	Lм
Primary maximum current	Ір-рк-мах
Primary maximum RMS current	P-RMS-MAX
Secondary maximum RMS current	IS-RMS-MAX

The transformer construction parameters can be determined using the following steps:

- 1. Select the magnetic core style and identify the effective area $A_{\text{e.}}$
- 2. Select the maximum magnetic flux ΔB :

ΔB=0.22~0.26T

3. Compute primary turns NP:

$$N_{P} = \frac{L_{M} \times I_{P_PK_MAX}}{\Delta B \times A_{e}}$$

4. Compute secondary turns N_S:

$$N_s = \frac{N_P}{N_{PS}}$$

5. Compute auxiliary turns NAUX:

$$N_{AUX} = N_S \times \frac{V_{VIN}}{V_{OUT}}$$

where V_{VIN} is the working voltage of the V_{IN} pin (a value of 10V–20V is recommended).

- With I_{P-RMS-MAX} and I_{S-RMS-MAX}, select an appropriate wire diameter to make sure the current density ranges from 4A/mm² to 10A/mm².
- If the winding area of the core and bobbin is insufficient, reselect the core style and repeat from Step 1 until the optimal transformer design is achieved.

RCD Snubber for MOSFET

The power loss of the snubber P_{RCD} is evaluated first:

$$\mathbf{P}_{\text{RCD}} = \frac{\mathbf{N}_{\text{PS}} \times (\mathbf{V}_{\text{OUT}} + \mathbf{V}_{\text{D}_{\perp}\text{F}}) + \Delta \mathbf{V}_{\text{S}}}{\Delta \mathbf{V}_{\text{S}}} \times \frac{\mathbf{L}_{\text{K}}}{\mathbf{L}_{\text{M}}} \times \mathbf{P}_{\text{OUT}}$$

where N_{PS} is the turns ratio of the flyback transformer; V_{OUT} is the output voltage; V_{D-F} is the forward voltage of the power diode; ΔV_S is the overshoot voltage clamped by the RCD snubber; L_K is the leakage inductance; L_M is the flyback transformer inductance; P_{OUT} is the output power.

R_{RCD} can be calculated using the following equation:

$$R_{RCD} = \frac{(N_{PS} \times (V_{OUT} + V_{D_{-}F}) + \Delta V_{S})^{2}}{P_{RCD}}$$

 C_{RCD} is related to the snubber $\Delta V_{\text{C-RCD}}$ voltage ripple as follows:

10





Figure 11. RCD Snubber



SY22650B

Typ Application Schematic



Recommended PCB Layout




Figure 13. EVB Layout

Connect the primary ground as follows:

$$(3 \leftrightarrow 2 \leftrightarrow 6 \leftrightarrow 1 \leftrightarrow 5)$$


- Ground ①: ground of bus line capacitor
- Ground 2: ground of bias supply capacitor
- Ground (3): ground node of auxiliary winding
- $\circ \quad \text{Ground} \ \underbrace{\breve{4}}: \ \underline{\breve{g}} \text{round of signal trace}$
- Ground (5): primary ground node of Y capacitor
- Ground (6): ground node of current sample resistor



BOM List

Ref Des	Value/Type	Manufacturer	Part Number	comment
F1	250V/2A	Littelfuse	40012000000	Fuse
RV11	471K/D10	Brightking	471KD10	Varistor
L1	UF9.8/10mH			Common choke
CX1	220nF/CX2	Jimson	MKP224K310A01	X2
CY1	222M	TDK	CD45-E2GA222M-AKA	Y1
CY2	102M	TDK	CD45-E2GA102M-VKA	Y1
C1	100nF/CBB/450V	PANISONIC	MPP104K5130508LC	CBB
C2	330nF/CBB/400V	SRD	MPP334J5130512LC	CBB
BD1	4A/600V	MDD	KBL406	Diode bridge
L2	Ф10/1mH			Inductor
T1	PQ2620/360uH			Transformer
D1	MUR460	ON	MUR460RLG	Diode
C7,C8	470uF/63V	Rubycon	63YXJ470MG412.5X25	E-CAP
Q1	10A/650V/TO-220	SILAN	SVF10N65F	MOSFET
R4,R5	300K/1206	YAGEO	AC1206FR-07300KL	Resistor
R9,R10	150K/1206	YAGEO	RT1206FRE07150KL	Resistor
R16	12K/1206	YAGEO	AC1206FR-0712KL	Resistor
R39	200R/1206	YAGEO	RC1206FR-07200RL	Resistor
R1,R2	1M/1206	YAGEO	AC1206JR-071ML	Resistor
R14	0.33/1206	YAGEO	RL1206FR-070R33L	Resistor
R6	39K/0805	YAGEO	RC0805FR-0739KL	Resistor
R7	110k/0805	YAGEO	AC0805FR-07110KL	Resistor
R8	9.1K/0805	YAGEO	AC0805FR-079K1L	Resistor
R13	20K/0805	YAGEO	RC0805FR-0720KL	Resistor
R11	33R/0805	YAGEO	RC0805FR-0733RL	Resistor
R12	100R/0805	YAGEO	RC0805FR-07100RL	Resistor
R15	10R/1206	YAGEO	RL1206FR-07010L	Resistor
R3, R17	10K/0805	YAGEO	RC0805FR-0710KL	Resistor
C6	1nF/1KV/1206	MURATA	GCM31C7U3A102JX03L	CAP
С9	47pF/1KV/1206	MURATA	GRM31A5C3A470JW01D	CAP
C3	4.7uF/50V/1206	MURATA	GRM319R61H475KA12D	CAP
C5	220nF/50V/0805	MURATA	GCM21BR71H224KA37L	CAP
C4	470nF/50V/0805	MURATA	GCJ21BR71H474KA12L	CAP
D3	1N4148/SOD-123	VISHAY	1N4148W-E3-08	Diode
D1, D2	RS1M/SMA	PANJIT	RS1MW_R1_00001	Diode
U1	SY22650B/SO8	SILERGY	SY22650BFAC	IC






Notes: All dimension in millimeter and exclude mold flash & metal burr.




Taping and Reel Specification

SO8 taping orientation



recting the choir

Carrier tape and reel specification for packages



Package	Tape width	Pocket	Reel size	Trailer	Leader	Qty per reel
type	(mm)	pitch(mm)	(Inch)	length(mm)	length (mm)	(pcs)
SO8	12	8	13"	400	400	2500

Others: NA



IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. Limited warranty and liability. Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. **No offer to sell or license**. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2018 Silergy Corp.

All Rights Reserved.