

Application Note: SY8286


High Efficiency Fast Response, 6A, 23V Input Synchronous Step Down Regulator

General Description

The SY8286 develops a high efficiency synchronous step-down DC/DC regulator capable of delivering 6A continuous, 12A peak current. The device integrates main switch and synchronous switch with very low $R_{\rm DS(ON)}$ to minimize the conduction loss. SY8286 also integrates a bypass switch which allows the IC to be powered by external DC source.

The SY8286 operates over a wide input voltage range from 4V to 23V. The DC-DC regulator adopts the instant PWM architecture to achieve fast transient responses for high step down applications and high efficiency at light loads. In addition, it operates at pseudo-constant frequency of 500kHz under heavy load conditions to minimize the size of inductor and capacitor. SY8286 is optimized for lower than 2.5V_{OUT} application

Ordering Information



| Ordering Number | Package type | Note |
|-----------------|--------------|------|
| SY8286RAC | QFN3×3-20 | |

Features

- Low $R_{DS(ON)}$ for Internal Switches (Top/Bottom): $38/19 \text{ m}\Omega$
- Wide Input Voltage Range: 4-23V
- Output Voltage Range: 0.6~2.5V
- External Bypass Input
- Instant PWM Architecture to Achieve Fast Transient Responses
- Internal 400µs Soft-start Limits the Inrush Current
- Pseudo-constant Frequency: 500kHz
- 6A Continuous/12A Peak Output Current Capability
- $\pm 1.0\%$ 0.6V Reference
- Programmable Valley Current Limit
- Power Good Indicator
- Output Discharge Function
- Short Circuit Latch Off Protection
- Over Voltage Latch Off Protection
- Thermal Shutdown
- Input UVLO
- RoHS Compliant and Halogen Free
- Compact package: QFN3×3-20

Applications

- LCD-TV/Net-TV/3DTV
- Set Top Box
- Notebook
- High Power AP

Typical Applications





Figure 1 Schematic



Pinout (top view)



(QFN3×3-20)

Top Mark: BAAxyz, (Device code: BAA, x=year code, y=week code, z= lot number code)

| Pin Name | Pin Number | Pin Description | | |
|----------|------------|--|--|--|
| BS | 1 | Boot-strap pin. Supply high side gate driver. Decouple this pin to the LX pin with | | |
| | 1 | a 0.1μF ceramic capacitor. | | |
| IN 2.3 | 2,3,4,5 | Input pin. Decouple this pin to the GND pin with at least a 10µF ceramic | | |
| 111 | 2,3,4,3 | capacitor. | | |
| LX | 6,19,20 | Inductor pin. Connect this pin to the switching node of the inductor. | | |
| GND | 7,8,18,EP | Ground pin. | | |
| PG | 9 | Power good Indicator. Open drain output when the output voltage is within 90% to | | |
| | | 120% of regulation point. | | |
| EN | 11 | Enable pin. Pull this pin high to turn on the IC. Do not leave this pin floating. | | |
| NC | 10,12,16 | Not connected. | | |
| ILMT | 13 | Output current limit threshold selection. | | |
| FB | 14 | Output feedback pin. Connect to the center point of the resistor divider. | | |
| ВҮР | 15 | External 3.3V bypass power supply input. Decouple this pin to GND with a 1µF | | |
| | | ceramic capacitor. Leave this pin floating if it is not used. | | |
| VCC | 17 | Internal 3.3V LDO output. Power supply for internal analog circuits and driving | | |
| | | circuit. Decouple this pin to GND with a 2.2µF ceramic capacitor. | | |



Block Diagram




Figure 2. Block Diagram

| Absolute Maximum Ratings (Note 1) | |
|--|-----------------|
| IN, LX, PG | 25V |
| BS-LX | 4V |
| EN, ILMT | |
| FB, VCC | 4V |
| BYP | 6V |
| Power Dissipation, | |
| PD @ TA = 25 °C QFN3×3-20 | 3.3W |
| Package Thermal Resistance (Note 2) | |
| θ Ja, QFN3×3-20 | 30 °C/W |
| θ JC, QFN3×3-20 | 4.5 ℃/W |
| Junction Temperature Range | |
| Lead Temperature (Soldering, 10 sec.) | 260 ℃ |
| Storage Temperature Range | |
| Dynamic LX voltage in 10ns duration | IN+3V to GND-5V |
| Recommended Operating Conditions (Note 3) | |
| Supply Input Voltage | |
| Junction Temperature Range | |
| Ambient Temperature Range | |



Electrical Characteristics

 $(V_{IN} = 12V, C_{OUT} = 100uF, T_A = 25 \, ^{\circ}C, I_{OUT} = 1A \text{ unless otherwise specified})$

| Parameter | Symbol | Test Conditions | Min | Тур | Max | Unit |
|-------------------------------|-----------------------|---------------------------------------|---------|------------|------------|---------------------|
| Input Voltage Range | $V_{\rm IN}$ | | 4.0 | | 23 | V |
| Quiescent Current | I_Q | IOUT=0, $V_{FB}=V_{REF}\times 105\%$ | | 120 | 140 | μΑ |
| Shutdown Current | I _{SHDN} | EN=0 | | 6 | 10 | μΑ |
| Feedback Reference Voltage | V_{REF} | | 0.594 | 0.6 | 0.606 | V |
| FB Input Current | I_{FB} | $V_{FB}=3.3V$ | -50 | | 50 | nA |
| Top FET R _{ON} | R _{DS(ON)1} | | | 38 | | mΩ |
| Bottom FET R _{ON} | R _{DS(ON)2} | | | 19 | | mΩ |
| Output Discharge Current | I_{DIS} | | | 100 | | mA |
| Top FET Current Limit | I _{LMT,TOP} | | 18 | 20 | 22 | A |
| Datta BET Comment | | ILMT='0' | 6.5 | 7.5 | 8.5 | |
| Bottom FET Current | $I_{LIM,BOT}$ | ILMT=Floating | 9.5 | 10.5 | 11.5 | A |
| Limit | | ILMT='1' | 12.5 | 13.5 | 14.5 | |
| ILMT Rising Threshold | $V_{\rm ILMTH}$ | | Vcc-0.8 | | | V |
| ILMT Falling Threshold | V_{ILMTL} | | | | 0.8 | V |
| Soft-start Time | t_{SS} | | | 400 | | μs |
| EN Rising Threshold | V_{ENH} | | 0.8 | | | V |
| EN Falling Threshold | V_{ENL} | | | | 0.4 | V |
| Input UVLO Threshold | V _{UVLO} | | | | 3.9 | V |
| UVLO Hysteresis | V _{HYS} | | | 0.3 | | V |
| Oscillator Frequency | Fosc | | 425 | 500 | 575 | kHz |
| Min ON Time | t _{ON,MIN} | V _{IN} =V _{INMAX} | | 50 | | ns |
| Min OFF Time | t _{OFF,MIN} | I I I I I I I I I I I I I I I I I I I | | 200 | | ns |
| VCC Output | V _{CC} | V _{IN} =4V | 3.2 | 3.3 | 3.4 | V |
| Output Over Voltage | | | | | | 0 / T T |
| Protection Threshold | | V _{FB} Rising | 115 | 120 | 125 | $\mathrm{%V_{REF}}$ |
| Output Over Voltage | | | | - | | 0/ 17 |
| Protection Hysteresis | | | | 5 | | $\mathrm{%V_{REF}}$ |
| Output OVP Delay | | | | 20 | | μs |
| Output Under Voltage | | | 5.5 | <i>c</i> 0 | <i>C</i> = | 0/ 1/ |
| Protection Threshold | | | 55 | 60 | 65 | $\mathrm{%V_{REF}}$ |
| Output UVP Delay | | | | 200 | | us |
| Power Good Threshold | | V _{FB} Rising (Good) | 88 | 90 | 92 | $%V_{REF}$ |
| Power Good Hysteresis | | | | 5 | | $%V_{REF}$ |
| Danier Cand Dalan | | Low to high | | 200 | | μs |
| Power Good Delay | | High to low | | 10 | | μs |
| Bypass Switch R _{ON} | R_{BYP} | | | 1 | | Ohm |
| Bypass Switch Turn-on | | | 2.07 | 2 1 | | V |
| Voltage | $V_{\mathrm{BYP,ON}}$ | | 2.97 | 3.1 | | v |
| Bypass Switch | V | | | 0.2 | | V |
| Switchover Hysteresis | $V_{BYP,HYS}$ | | | 0.2 | | |
| Bypass Switch OVP | | | | 120 | | V_{CC} |
| Thermal Shutdown | Т | | | 150 | | $^{\mathbb{C}}$ |
| Temperature | T_{SD} | | | 130 | | |
| Thermal Shutdown | THYS | | | 15 | | $^{\circ}$ |
| Hysteresis | 1113 | | | 13 | | |






Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability


Note 2: θ_{JA} is measured in the natural convection at $T_A = 25$ °C on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard.


Note 3: The device is not guaranteed to function outside its operating conditions.





Typical Performance Characteristics

















Short Circuit Protection




Time (200µs/div)

(V_{IN}=12V, V_{OUT}=1.05V, 6A to Short) Vouτ 1V/div IL 5A/div

Short Circuit Protection

Time (200µs/div)

Output Ripple



Time (2µs/div)



Operation

The SY8286 develops a high efficiency synchronous step-down DC/DC regulator capable of delivering 6A continuous, 12A peak current. The device integrates main switch and synchronous switch with very low R_{DS(ON)} to minimize the conduction loss. SY8286 also integrates a bypass switch which allows the IC to be powered by external DC source.

The SY8286 operates over a wide input voltage range from 4V to 23V. The DC-DC regulator adopts the instant PWM architecture to achieve fast transient responses for high step down applications and high efficiency at light loads. In addition, it operates at pseudo-constant frequency of 500kHz under heavy load conditions to minimize the size of inductor and capacitor.

Applications Information

Because of the high integration in the SY8286 IC, the application circuit based on this regulator IC is rather simple. Only input capacitor C_{IN}, output capacitor C_{OUT}, output inductor L and feedback resistors (R₁ and R₂) need to be selected for the targeted applications specifications.

Feedback Resistor Dividers R₁ and R₂:

Choose R₁ and R₂ to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both R_1 and R_2 . A value of between $10k\Omega$ and $1M\Omega$ is highly recommended for both resistors. If Vout is 1.2V, R₁=100k is chosen, then using following equation, R₂ can be calculated to be 100k:

$$R_2 = \frac{0.6V}{V_{OUT} - 0.6V} R_1.$$

$$0.6V_{FB}$$

$$GND$$

$$R_2$$

Input Capacitor CIN:

The ripple current through input capacitor is calculated

$$\boldsymbol{I}_{_{\text{CIN_RMS}}} = \boldsymbol{I}_{_{\text{OUT}}} \cdot \sqrt{D(1-D)} \cdot \label{eq:cin_rms}$$

To minimize the potential noise problem, place a typical X5R or better grade ceramic capacitor really close to the IN and GND pins. Care should be taken to minimize the loop area formed by CIN, and IN/GND pins. In this case, a 10µF low ESR ceramic capacitor is recommended.

Output Capacitor Cout:

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For most applications, an X5R or better grade ceramic capacitor greater than 66µF capacitance can work well. The capacitance derating with DC voltage must be considered.

Output Inductor L:

There are several considerations in choosing this inductor.

Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V_{\text{OUT}}(1 - V_{\text{OUT}}/V_{\text{IN,MAX}})}{F_{\text{SW}} \times I_{\text{OUT,MAX}} \times 40\%}$$

where Fsw is the switching frequency and I_{OUT,MAX} is the maximum load current.

The SY8286 is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

Isat, min > Iout, max +
$$\frac{V_{\text{OUT}}(1-V_{\text{OUT}}/V_{\text{IN},\text{MAX}})}{2 \cdot F_{\text{SW}} \cdot I}$$

The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<10m Ω to achieve a good overall efficiency.

Current Limit Setting

The current limit is set to 6A, 9A or 12A when ILMT pin is pull low, floating or pull high respectively.

The SY8286 has a built-in soft-start to control the rise rate of the output voltage and limit the input current surge during IC start-up. The typical soft-start time is 400µs.




Enable Operation

Pulling the EN pin low (<0.4V) will shut down the device. During shutdown mode, the SY8286 shutdown current drops to lower than 10uA, Driving the EN pin high (>0.8V) will turn on the IC again.

External Bootstrap Cap

This capacitor provides the gate driver voltage for internal high side MOSEFET. A 100nF low ESR ceramic capacitor connected between BS pin and LX pin is recommended.



VCC LDO

The 3.3V VCC LDO provides the power supply for internal control circuit. Bypass this pin to ground with a 2.2uf ceramic capacitor.




Power Good Indication

PG is an open-drain output pin. This pin will pull to ground if output voltage is lower than 90% of regulation voltage. Otherwise this pin will go to a high impedance state.

Load Transient Considerations:

The SY8286 regulator IC adopts the instant PWM architecture to achieve good stability and fast transient responses. In applications with high step load current, adding an RC network R_{FF} and C_{FF} parallel with R1

may further speed up the load transient responses.



Layout Design:

The layout design of SY8286 regulator is relatively simple. For the best efficiency and minimum noise promblem, we should place the following components close to the IC: C_{IN}, C_{VCC}, L, R1 and R2.

- 1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.
- 2) C_{IN} must be close to Pins IN and GND. The loop area formed by C_{IN} and GND must be minimized.
- 3) The PCB copper area associated with LX pin must be minimized to avoid the potential noise problem.
- 4) The components R_1 and R_2 and the trace connecting to the FB pin must NOT be adjacent to the LX net on the PCB layout to avoid the noise problem.
- 5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull down 1Mohm resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.








Figure 3. PCB Layout Suggestion




QFN3×3-20 Package Outline






Top view

Side view








Recommended PCB layout (Reference only)

Notes: All dimension in millimeter and exclude mold flash & metal burr.




Taping & Reel Specification

1. QFN3×3-20 taping orientation



Feeding direction ----

2. Carrier Tape & Reel specification for packages



| Package types | Tape width (mm) | Pocket pitch(mm) | Reel size (Inch) | Trailer length(mm) | Leader length (mm) | Qty per reel |
|------------------|-----------------|------------------|---------------------|-----------------------|--------------------|-----------------|
| QFN3×3 | 12 | 8 | 13" | 400 | 400 | 5000 |

3. Others: NA



IMPORTANT NOTICE

- 1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
- 2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
- 3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
- 4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
- 5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
- 6. No offer to sell or license. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2018 Silergy Corp.

All Rights Reserved.