

High Efficiency 1.0MHz, 3A Synchronous Step Down Regulator

General Description

SY8859L is a high efficient 1.0MHz synchronous step down DC/DC regulator capable of delivering up to 3A output current. The SY8859L can operate over a wide input voltage range from 2.7V to 5.5V and integrates main switch and synchronous switch with very low $R_{DS(ON)}$ to minimize the conduction loss.


SY8859L integrates reliable latch off function when output over voltage, output short or thermal shutdown happens.

The low output voltage ripple, the small external inductor and the capacitor sizes are achieved with 1.0MHz switching frequency.

Features

- Low $R_{DS(ON)}$ for Internal Switches (Top/Bottom) 85m Ω /50m Ω
- 2.7~5.5V Input Voltage Range
- 55 μ A Low Quiescent Current
- Ultra Fast Load Transient Speed
- High Switching Frequency 1.0MHz Minimizes the External Components
- Internal Soft-start Limits the Inrush Current
- Reliable Latch off Function When:
 - Output Short
 - Thermal Shutdown
 - Output Voltage > 120% of Regulated Voltage
- Output Auto Discharge Function
- RoHS Compliant and Halogen Free
- Compact Package: QFN1.5 \times 1.5-7

Ordering Information



Ordering Number	Package type	Note
SY8859LQWC	QFN1.5 \times 1.5-7	--

Applications

- Smart Phone
- LCD TV
- Set Top Box
- Mini-Notebook PC
- Access Point Router

Typical Applications




Figure1. Schematic Diagram





Figure2. Efficiency vs. Output Current

Pinout (Top View)



Top Mark: Vdxyz (device code: Vd, x=year code, y=week code, z=lot number code)

Pin Name	Pin Number	Pin Description
FB	1	Feedback pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: $V_{OUT}=0.6V \times (1+R_H/R_L)$
EN	2	Enable control. Pull high to turn on. Do not leave it floating.
PG	3	Power good indicator (Open drain output). Low if the output < 90% of regulation voltage or the output >120% of regulation voltage. High otherwise. Connect a pull-up resistor to the input pin.
MODE	4	Mode control pin. Do not leave it floating. MODE=high, selected Force CCM mode operation during light load. MODE=low, selected PFM mode operation during light load.
IN	5	Input pin. Decouple this pin to GND pin with at least a 22μF ceramic capacitor.
LX	6	Inductor pin. Connect this pin to the switching node of the inductor.
GND	7	Ground pin.

Block Diagram




Figure3. Block Diagram

Absolute Maximum Ratings (Note 1)

Supply Input Voltage	-----	6.0V
EN, PG, MODE, FB Voltage	-----	$V_{IN} + 0.6V$
LX Voltage	-----	$-0.3V^{(*1)}$ to $6V^{(*2)}$
Power Dissipation, P_D @ $T_A = 25^\circ C$, QFN1.5x1.5-7	-----	1.5W
Package Thermal Resistance (Note 2)		
θ_{JA}	-----	66°C/W
θ_{JC}	-----	5°C/W
Junction Temperature Range	-----	-40°C to 150°C
Lead Temperature (Soldering, 10 sec)	-----	260°C
Storage Temperature Range	-----	-65°C to 150°C
(*1) LX Voltage Tested Down to -3V<40ns		
(*2) LX Voltage Tested Up to +7V<40ns		

Recommended Operating Conditions (Note 3)

Supply Input Voltage	-----	2.7V to 5.5V
Junction Temperature Range	-----	-40°C to 125°C
Ambient Temperature Range	-----	-40°C to 85°C



Electrical Characteristics

($V_{IN} = 5.0V$, $V_{OUT} = 1.8V$, $L = 1.0\mu H$, $C_{OUT} = 22\mu F$, $T_A = 25^\circ C$, unless otherwise specified)


Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Voltage Range	V_{IN}		2.7		5.5	V
Input UVLO Threshold	V_{UVLO}				2.7	V
Input UVLO Hysteresis	V_{HYS}			0.18		V
Quiescent Current	I_Q	$V_{FB} = V_{REF} \times 105\%$		55		μA
Shutdown Current	I_{SHDN}	EN=0V		0.1	1	μA
Feedback Reference Voltage	V_{REF}		594	600	606	mV
Output Discharge Resistance	R_{DIS}			75		Ω
Top FET R_{ON}	$R_{DS(ON)1}$			85		m Ω
Bottom FET R_{ON}	$R_{DS(ON)2}$			50		m Ω
EN Input Voltage High	$V_{EN,H}$		1.1			V
EN Input Voltage Low	$V_{EN,L}$				0.4	V
MODE Input Voltage High	$V_{MODE,H}$		1.1			V
MODE Input Voltage Low	$V_{MODE,L}$				0.4	V
PG Threshold for Under Voltage Detection	$V_{PG,UVP}$			90		% V_{REF}
PG Low Delay Time for Under Voltage Detection	$t_{UVP,DLY}$			15		μs
PG Threshold for Over Voltage Detection	$V_{PG,OVP}$			120		% V_{REF}
PG Low Delay Time for Over Voltage Detection	$t_{OVP,DLY}$			10		us
Min ON Time	$t_{ON,MIN}$			80		ns
Maximum Duty Cycle	D_{MAX}		60			%
Turn On Delay	$t_{ON,DLY}$	from EN high to LX start switching		90		μs
Soft-start Time	t_{SS}			0.35		ms
Switching Frequency	F_{SW}	CCM		1.0		MHz
Top FET Current Limit	$I_{LMT, TOP}$		4			A
Bottom FET Current Limit	$I_{LMT, BOT}$		3			A
Output Under Voltage Protection Threshold	V_{UVP}			40		% V_{REF}
Output UVP Delay	$t_{UVP,DLY}$			15		μs
Thermal Shutdown Temperature	T_{SD}			150		$^\circ C$
Thermal Shutdown Hysteresis	T_{HYS}			15		$^\circ C$
Output Over Voltage Threshold	V_{OVP}			120		%
Output Ovp Delay Time	$V_{OVP,DLY}$			10		μs

Note 1: Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Note2: θ_{JA} of SY8859LQWC is measured in the natural convection at $T_A = 25^\circ C$ on a 20Z two-layer Silergy evaluation board. Pin6 is the case position for SY8859LQWC θ_{JC} measurement.

Note 3: The device is not guaranteed to function outside its operating conditions.


QFN1.5×1.5-7 Package Outline Drawing




Top View



Bottom View



Side View




Recommended PCB Layout


Notes: All dimension in millimeter and exclude mold flash & metal burr.

Taping & Reel Specification

1. QFN1.5×1.5 taping orientation



2. Carrier Tape & Reel specification for packages



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
QFN1.5×1.5	8	4	7"	400	160	3000

3. Others: NA