

General Description

The SY20867E is a compact supervisory circuit that monitors voltages greater than 500mV with 1% threshold accuracy. The output assertion delay time can be adjusted using an external capacitor. The device features a logic high enable pin to control the power on and off the internal logic.

Operating within a voltage range of 1.7V to 6.5V, the SY20867E has a typical quiescent current of 9μA and an open-drain output rated at 18V.

The device is available in an ultra-small DFN 1.45mm×1.0mm–6pin package and is fully specified for operation over a temperature range of $T_J = -40^{\circ}\text{C}$ to 125°C .

Features

- Operating Voltage Range: 1.7V to 6.5V
- Adjustable Threshold Down to 500mV
- Threshold Accuracy: 1% Over Temperature
- Capacitor-Adjustable Delay Time
- Low Quiescent Current: 9μA (typ.)
- Open Drain Output (Rated at 18V)
- Temperature Range: -40°C to 125°C
- RoHS Compliant and Halogen Free
- Compact Package: DFN1.45×1-6

Applications

- Notebook and Desktop Computers
- Microcontrollers, DSPs, and Microprocessors
- Portable and Battery-Powered Products
- FPGAs and ASICs

Typical Application





Figure 1. Schematic Diagram

Ordering Information

Pinout (Top View)

Ordering Number	Package Type	Top Mark
SY20867EDTD	DFN1.45×1-6 RoHS Compliant and Halogen Free	gxyz

Device code: g
x=year code, y=week code, z=lot number code



Pin Name	Pin Number	I/O	Pin Description
EN	1	I	Active high input. Driving EN low immediately makes OUT go low, independent of V_{SENSE} . With V_{SENSE} already above V_{IT+} , drive EN high to make OUT go high after the capacitor-adjust delay time.
GND	2		Ground pin.
SENSE	3	I	This pin is connected to the voltage that is monitored with the use of an external resistor. The output asserts after the capacitor-adjustable delay time when V_{SENSE} rises above 0.5V and EN is asserted. The output de-asserts after a minimal propagation delay (16 μ s) when V_{SENSE} falls below $V_{IT+} - V_{HYS}$.
OUT	4	O	OUT is an open drain output that is immediately driven low after V_{SENSE} falls below $(V_{IT+} - V_{HYS})$ or the EN input is low. OUT goes high after the capacitor-adjustable delay time when V_{SENSE} is greater than V_{IT+} and the EN pin is high. The open drain output can be pulled up to 18V independent of VCC; a pull-up resistor is required for proper operation.
CT	5	I	Capacitor-adjustable delay. The CT pin offers a user-adjustable delay time. Connecting this pin to a ground-referenced capacitor sets the delay time for SENSE rising above 0.5V to OUT asserting. $t_{pd(r)}(s) = [C_{CT}(\mu F) \times 4] + 40\mu s$
VCC	6	I	Supply voltage input. Connect a 1.7V to 6.5V supply to VCC to power the device. It is recommended to place a 0.1 μ F ceramic capacitor close to this pin.

Block Diagram




Figure 2. Block Diagram

Absolute Maximum Ratings

Parameter (Note 1)	Min	Max	Unit
VCC, EN, SENSE	-0.3	7	V
CT	-0.3	VCC + 0.3	
OUT (Open Drain)	-0.3	20	
OUT Current	-10	10	mA
Lead Temperature (Soldering, 10s)		260	°C
Junction Temperature, Operating	-40	125	
Storage Temperature	-65	150	

Thermal Information

Parameter (Note 2)	Typ	Unit
θ_{JA} Junction-to-Ambient Thermal Resistance	293.8	°C/W
θ_{JC} Junction-to-Case Thermal Resistance	165.1	
P_D Power Dissipation $T_A = 25^\circ\text{C}$	0.34	W

Recommended Operating Conditions

Parameter (Note 3)	Min	Max	Unit
VCC	1.7	6.5	V
CT, EN, SENSE	0	6.5	
OUT (Open Drain)	0	18	
OUT Current	0.0003	1	mA

Electrical Characteristics

Over the operating temperature range of $T_J = -40^{\circ}\text{C}$ to 125°C , and $1.7\text{V} < V_{CC} < 6.5\text{V}$, unless otherwise noted. Typical values are at $T_J = 25^{\circ}\text{C}$ and $V_{CC} = 3.3\text{V}$.

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Voltage Range	V_{CC}	$T_J = -40^{\circ}\text{C}$ to 125°C	1.7		6.5	V
Power On Reset Voltage	V_{POR}	$V_{OL(max)} = 0.2\text{V}$, $I_{OUT} = 15\mu\text{A}$ (Note 4)		0.72		V
Supply Current (into VCC pin)	I_{CC}	$V_{CC} = 3.3\text{V}$, $T_A = 25^{\circ}\text{C}$, No load		9	12	μA
		$V_{CC} = 3.3\text{V}$, $T_A = 125^{\circ}\text{C}$, No load		12	14	μA
		$V_{CC} = 6.5\text{V}$, $T_A = 25^{\circ}\text{C}$, No load		11	13.5	μA
		$V_{CC} = 6.5\text{V}$, $T_A = 125^{\circ}\text{C}$, No load		14	16	μA
Positive-Going Input Threshold Voltage	V_{IT+}	V_{SENSE} rising, $-40^{\circ}\text{C} < T_J < 125^{\circ}\text{C}$	0.495	0.5	0.505	V
Hysteresis Voltage	V_{HYS}	V_{SENSE} falling		5		mV
SENSE Input Current	I_{SENSE}	$V_{SENSE} = 0\text{V}$ to V_{CC} (Note 5)	-15		15	nA
CT Pin Charge Current	I_{CT}		260	310	360	nA
CT Pin Comparator Threshold Voltage	V_{CT}		1.18	1.238	1.299	V
CT Pin Down Resistance	R_{CT}			200		Ω
Low-Level Input Voltage	V_{IL}				0.4	V
High-Level Input Voltage	V_{IH}		1.4			V
Undervoltage Lockout	V_{UVLO}	V_{CC} falling, (Note 6)	1.3		1.7	V
EN Leakage		EN = V_{CC} or GND	-100		100	nA
Low-Level Output Voltage	V_{OL}	$V_{CC} \geq 1.2\text{V}$, $I_{SINK} = 90\mu\text{A}$			0.3	V
		$V_{CC} \geq 2.25\text{V}$, $I_{SINK} = 0.5\text{mA}$			0.3	V
		$V_{CC} \geq 4.5\text{V}$, $I_{SINK} = 1\text{mA}$			0.4	V
Open-Drain Output Leakage Current	$I_{LKG(OD)}$	V_{OUT} high impedance = 18V		20		nA

Timing Requirements

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SENSE (Rising) to OUT Propagation Delay	$t_{PD(r)}$	V_{SENSE} rising, $C_{CT} = \text{open}$		40		μs
		V_{SENSE} rising, $C_{CT} = 0.047\mu\text{F}$		190		ms
Sense (Falling) to OUT Propagation Delay	$t_{PD(f)}$	V_{SENSE} falling		16		μs
Start-Up Delay		(Note 7)		50		μs
EN Pin Minimum Pulse Duration	t_W		1			μs
EN Glitch Rejection	t_{EN_GLH}			100		ns
EN to OUT Delay Time (Output Disable)	t_{d_off}	EN de-asserted to output de-asserted		200		ns
EN to VOUT Delay Time	t_{d_ct}	EN asserted to output asserted delay, $C_{CT} = \text{open}$		20		μs
		EN asserted to output asserted delay, $C_{CT} = 0.047\mu\text{F}$		190		ms

Note 1: Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ_{JA} is measured in the natural convection at $T_A = 25^\circ\text{C}$ on a low effective single-layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard.

Note 3: The device is not guaranteed to function outside its operating conditions

Note 4: The lowest supply voltage (V_{CC}) at which output is active (OUT is low); $t_{r_VCC} > 15 \mu\text{s/V}$. Below V_{POR} , the output cannot be determined.

Note 5: Specified by design.

Note 6: When V_{CC} falls below the UVLO threshold, the output de-asserts (OUT goes low). Below $V(POR)$, the output cannot be determined

Note 7: During power on, V_{CC} must exceed 1.7V for at least $50\mu\text{s}$ (plus propagation delay time, $t_{PD(n)}$) before the output is in the correct state.

Timing Sequence:
















Figure 3. SY20867E Timing Sequence


Typical Performance Characteristics





Shutdown from SENSE


($V_{CC}=3.3V$, $EN=3V$, $SENSE=3V$ to $0V$, $C_N=1\mu F$, $CT=Null$)



Time (2 μs /div)

Startup from Enable


($V_{CC}=3.3V$, $EN=0V$ to $3V$, $C_N=1\mu F$, $SENSE=3V$, $CT=47nF$)



Time (40ms/div)

Shutdown from Enable


($V_{CC}=3.3V$, $EN=3V$ to $0V$, $C_N=1\mu F$, $SENSE=3V$, $CT=47nF$)



Time (200ns/div)

Startup from SENSE


($V_{CC}=3.3V$, $EN=3V$, $SENSE=0V$ to $3V$, $C_N=1\mu F$, $CT=47nF$)



Time (40ms/div)

Shutdown from SENSE

($V_{CC}=3.3V$, $EN=3V$, $SENSE=3V$ to $0V$, $C_N=1\mu F$, $CT=47nF$)



Time (2 μs /div)

Application Information

The SY20867E is a compact supervisory circuit that monitors voltages greater than 500mV with 1% threshold accuracy and offers an adjustable delay time using an external capacitor. It features a logic enable pin to control the power on and off for the output.

Operating within a voltage range of 1.7V to 6.5V, the SY20867E has a typical quiescent current of 9µA and an open-drain output rated at 18V. This device is available in an ultra-small DFN package and is fully specified for operation over a temperature range of TJ=-40°C to 125°C.

Table 1. SY20867EDTD Truth Table

CONDITIONS		OUTPUT	STATUS
ENABLE = high	SENSE < VIT+	OUT = low	Output not asserted
ENABLE = low	SENSE < VIT+	OUT = low	Output not asserted
ENABLE = low	SENSE > VIT+	OUT = low	Output not asserted
ENABLE = high	SENSE > VIT+	OUT = high	Output asserted after delay

SENSE Input Pin:

The SENSE input pin is designed to monitor system voltages greater than 0.5V. When the voltage on this pin reaches the threshold voltage (VIT+), and the ENABLE input is high, the output will be asserted after a delay set by a capacitor-adjustable timer. The output is de-asserted when the voltage at the SENSE pin falls below (VIT+ - V_{hys}). The comparator features built-in hysteresis to ensure smooth transitions between output assertions and de-assertions. While not typically necessary, a 1nF to 10nF bypass capacitor at the SENSE input is recommended for high noise environments, in order to mitigate sensitivity to transients and layout parasitics. The desired threshold voltage can be calculated using the following equation:

$$V_{TARGET} = (1 + R_1/R_2) \times 0.5(V) \quad (1)$$

CT Output Delay Time:

The delay time can be programmed by adding an external capacitor between the CT pin and the ground. If the CT pin is floating, the device will use the internally set delay of 40µs. If required, the delay time can be extended to a value determined by the following equation:

$$t_{pd}(r) (s) = [C_{CT}(\mu F) \times 4] + 40 \mu s \quad (2)$$

The reset delay time is determined by the duration required for the on-chip, precision 310nA current source to charge an external capacitor to 1.24V. The internal current source is enabled when the voltage on the SENSE pin exceeds VIT+ and ENABLE is set high, initiating the charging of the external capacitor. Once the

voltage across a capacitor reaches 1.24V, the OUT signal will be asserted. The use of a good dielectric ceramic capacitor is recommended for most applications. Note that stray capacitance around this pin could introduce errors when compared with the calculated reset delay time.

Output Pin (OUT):

In a typical application, the output is connected to a reset/enable input of the processor (MCU, DSP, CPU, FPGA, ASIC, etc.) or to the enable pin of a voltage regulator.

The SY20867E features an open-drain output. A pull-up resistor must be used to ensure proper interfacing between the OUT pin and the circuit it controls. By connecting the pull-up resistor to an adequate voltage rail, OUT can be connected to other devices using different interface voltage levels. The outputs can be pulled up to 18V independent of the supply voltage (VCC). To ensure proper voltage levels, some thought should be given to choosing the correct pull-up resistor value. The ability to sink current is determined by the supply voltage; as an example, if VCC = 5V and the desired output pull-up rails is 18 V, then to obtain a sink current of 1 mA or less (as mentioned in the Electrical Characteristics section), the pull-up resistor value should be greater than 18 kΩ. Multiple devices can be used to monitor different voltage levels in a system and their outputs can be OR-wired, to create a single logic control signal.

Enable Function:

An external logic signal from processors can control the enable input of the SY20867E, turning the output on or off. The device features an active-high enable input (ENABLE). When ENABLE is driven high, the OUT pin will be in high-impedance state. The threshold levels for ENABLE are 0.4V (maximum) when low, and 1.4V (minimum) when high, allowing it to be driven by a system supply of 1.5V or higher.

For the SY20867E, with VSENSE greater than VIT+, driving ENABLE high causes OUT to go high-impedance, but only after the lapse of a capacitor-adjustable delay time.

PCB Layout Guide:

For the best performance of the SY20867E, the following guidelines must be strictly followed:

1. Keep all power traces as short and wide as possible and use at least 1-ounce copper for all power traces.
2. Place a ground plane under all circuitry to lower both resistance and inductance and improve DC and transient performance.
3. Place the VCC decoupling capacitor close to the device.
4. Avoid using long traces for the VCC supply node. The VCC capacitor (CVCC), along with parasitic inductance from the supply to the capacitor, can form an LC tank and create ringing with peak voltages above the maximum VCC voltage.
5. Input and output capacitors should be placed close to the device and connected to the ground plane to reduce noise coupling.





Figure 4. PCB Layout Suggestion


Schematic



BOM List


Designator	Description	Part Number	Manufacturer
C ₁	1μF/50V, 0603, X5R	GRM188R61H105K	Murata
C ₂	47nF/25V,0603,X5R	GRM188R71H473K	Murata
R ₁	500kΩ, 0603		
R ₂	100kΩ, 0603		
R ₃	10kΩ, 0603		
R ₄	1MΩ, 0603		

DFN1.45x1-6 Package Outline Drawing



Top View

Bottom View




Side View

**Recommended PCB Layout
(Only for Reference)**


Note: All dimensions are in millimeters and exclude mold flash and metal burr.

Tape and Reel Information

Tape Dimensions and Pin1 Orientation



Carrier Tape & Reel Specification for Packages



Package types	Tape width (mm)	Pocket pitch (mm)	Reel size (Inch)	Trailer length (mm)	Leader length (mm)	Qty per reel
DFN1.45x1	8	4	7"	400	160	3000

Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
July 09, 2025	Revision 1.0A	The logic gate in the Block Diagram changed from AND gate to NAND gate (Page 3)
Jan.10, 2024	Revision 1.0	Language improvements for clarity.
Feb.07.2023	Revision 0.9A	1. Delete "push-pull output" in the OUT pin description. 2. Add detailed dimension in POD
Nov.08, 2021	Revision 0.9	Initial Release



IMPORTANT NOTICE

- 1. Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
- 2. Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
- 3. Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
- 4. Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
- 5. Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
- 6. No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2025 Silergy Corp.

All Rights Reserved.