


### General Description

SY20783 is a wide input, high integrated and high efficiency Buck mode battery charger. It accepts 4-28V input and supports 2-4 cells Li-ion and Li-polymer battery. The charge current up to 2A can be programmed by using the external resistor for different portable applications. It also has a programmable charge timer and adaptive input power limit for safety battery charge operation. It consists of 30V rating reverse blocking FET and power switching FETs with low ON resistance to achieve high charge efficiency and simple peripheral circuit design.

SY20783 along with small QFN3x3-18 footprint provides small PCB area application.

### Ordering Information



Ordering Number	Package type	Note
SY20783QIC	QFN3x3-18	

### Features

- Wide Input Voltage Range: 4V to 28V
- Constant Voltage Selectable: 4.1V/4.2V/4.35V per Cell
- Charge Current up to 2A for 2 Cells Battery
- Charge Current up to 1.6A for 3 Cells Battery
- Charge Current up to 1.5A for 4 Cells Battery
- Programmable VDPM
- Programmable Input Current Limit
- Programmable Charge Timer
- Trickle Current / Constant Current / Constant Voltage Charge Mode
- Thermal Regulation
- Input Voltage UVLO and OVP Protection
- BAT OVP and Short Protection
- Over Temperature Protection
- Charge Status Indication
- NTC JEITA Compliance
- Package QFN3x3-18

### Applications

- Floor Cleaning Robot
- Window & Door Automation
- Smart Speaker
- Electrical Tools

### Application Circuit





Figure1. Schematic Diagram

**Pinout (top view)**


(QFN3x3-18)

Top Mark: CNWxyz, (Device code: CNW, *x=year code, y=week code, z=lot number code*)

Pin Name	Pin No	Description
ILIM	1	Input current limit program pin. Connect a resistor from this pin to ground to program input current limit. The mirror current about 1/2700 of the blocking FET current will dump into the external resistor through ILIM pin and compared to the internal reference 1V. So $I_{INLIM} = (1V/R_{ILIM}) \times 2700$ . The maximum setting value of input current limit is 1.2A.
IN	2	Analog power input pin. Connect a MLCC from this pin to ground to decouple high harmonic noise. This pin has OVP and UVLO function to make the charger operate within safe input voltage area. Suggest 1uF at least on this pin to ground.
PMID	3	Connected to the drains of the reverse blocking NFET and HSFET. Suggest 10uF at least on this pin to ground.
LX	4	Switch node pin. Connect to external inductor.
PGND	5,6	Power ground pin.
BST	7	Boot strap for high HSFET driver.
VDD	8	Internal LDO output. Connect this pin with 1uF capacitor to ground.
SGND	9	Signal ground pin.
NTC	10	Thermal protection pin. It will meet JEITA spec and refer to description section.
CV	11	Battery CV voltage selection pin. Pull low for 4.2V/cell, pull high for 4.35V/cell and float for 4.1V/cell.
BAT	12	Battery positive pin.
RS	13	Charge current sense resistor positive pin.
CELL	14	Battery cell selection pin. Different cell numbers can be selected by this pin. Float for 2 cells, pull low for 3 cells, and pull high for 4 cells.
TIM	15	Charge time limit pin. Connect this pin with a capacitor to ground. Internal current source charges and discharges the capacitor for TC mode and fast charge (CV&CC) mode's charge time limit. TC charge time limit is about 1/9 of fast charge time limit.
STAT	16	Charge status indication pin. It is open drain output and pulled up to IN thru a LED to indicate charge status. When the charge is done, LED is off. When any fault happens during charging, LED will flash with 1.8Hz frequency.
EN	17	IC enable pin. Pull high to enable the IC and low to shut down the IC. Floating this pin will also shut down the IC.
VSEN	18	Input voltage sense pin. If the voltage of this pin drops to internal 1.2V reference voltage, the input voltage will be clamped to the setting value.

## Block Diagram




Figure2. Block Diagram

### Absolute Maximum Ratings (Note 1)

IN, PMID, LX, RS, BAT, VSEN, STAT, CV, CELL, EN	-----	-0.3V to 33V
TIM, VDD, NTC, ILIM	-----	-0.3V to 4V
RS-BAT	-----	-0.3V to +0.3V
BST-LX	-----	-0.3V to 4V
LX Pin Current Continuous	-----	2A
Power Dissipation, $P_D$ @ $T_A = 25^\circ\text{C}$ , QFN3x3-18	-----	1.6W
Package Thermal Resistance (Note 2)		
$\theta_{JA}$	-----	75°C/W
$\theta_{JC}$	-----	20°C/W
Junction Temperature Range	-----	-40°C to +125°C
Lead Temperature (Soldering, 10 sec.)	-----	260°C
Storage Temperature Range	-----	-65°C to 150°C

### Recommended Operating Conditions (Note 3)

IN	-----	4V to 28V
PMID, LX, RS, BAT, VSEN, STAT, CV, CELL, EN	-----	0V to 28V
TIM, ILIM, NTC	-----	0V to 3.3V
RS-BAT	-----	-0.25V to +0.25V
Junction Temperature Range	-----	-40°C to 100°C
Ambient Temperature Range	-----	-40°C to 85°C

## Electrical Characteristics

T<sub>A</sub>=25°C, V<sub>IN</sub>=20V, GND=0V, C<sub>IN</sub>=1uF, C<sub>PMID</sub>=10uF, L=4.7uH, R<sub>S</sub>=25mΩ, C<sub>TIM</sub>=330nF, unless otherwise specified.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
<b>Bias Supply (V<sub>IN</sub>)</b>						
Supply Voltage Operation Range	V <sub>IN</sub>		4		28	V
Input Voltage Lockout Threshold	V <sub>UVLO</sub>	V <sub>IN</sub> rising and measured from IN to PGND	3.5		3.9	V
Input Voltage Lockout Hysteresis	ΔV <sub>UVLO</sub>	Measured from IN to PGND		0.2		V
Input Over Voltage Protection	V <sub>IN_OVP</sub>	V <sub>IN</sub> rising and measured from IN to PGND	28	29	30	V
Input Over Voltage Protection Hysteresis	ΔV <sub>IN_OVP</sub>	Measured from IN to PGND		0.5		V
<b>Quiescent Current</b>						
Battery Discharge Current	I <sub>BAT</sub>	Input absent, EN=0, V <sub>BAT</sub> =17.4V		10	20	uA
Input Quiescent Current	I <sub>IN</sub>	V <sub>IN</sub> =28V, EN=1, No switching		0.8	1.1	mA
Input Shutdown Current	I <sub>SD</sub>	V <sub>IN</sub> =28V, EN=0		70	90	uA
<b>Oscillator and PWM</b>						
Switching Frequency	f <sub>SW</sub>		400	500	600	kHz
Main N-FET Minimum On Time	t <sub>ON_MIN</sub>			100		ns
Main N-FET Minimum Off Time	t <sub>OFF_MIN</sub>			100		ns
<b>Power MOSFET</b>						
R <sub>DS(ON)</sub> of Main N-FET	R <sub>HNFET</sub>			120		mΩ
R <sub>DS(ON)</sub> of Rectified N-FET	R <sub>LSFET</sub>			180		mΩ
R <sub>DS(ON)</sub> of Blocking N-FET	R <sub>BKFET</sub>			170		mΩ
<b>Voltage Regulation</b>						
Battery Charge Voltage	V <sub>BAT_REG</sub>	2-cell, CV is floating	8.159	8.2	8.241	V
		2-cell, V <sub>CV</sub> <0.5V	8.358	8.4	8.442	
		2-cell, V <sub>CV</sub> >3V	8.657	8.7	8.743	
		3-cell, CV is floating	12.239	12.3	12.361	
		3-cell, V <sub>CV</sub> <0.5 V	12.537	12.6	12.663	
		3-cell, V <sub>CV</sub> >3V	12.985	13.05	13.115	
		4-cell, CV is floating	16.318	16.4	16.482	
		4-cell, V <sub>CV</sub> >3V	17.313	17.4	17.487	
Recharge Threshold refer to V <sub>BAT_REG</sub>	ΔV <sub>RCH</sub>	2-cell battery	150	200	250	mV
		3-cell battery	250	300	350	
		4-cell battery	300	400	500	
Trickle Charge Rising Edge Threshold	V <sub>TRK</sub>	2-cell battery	5.4	5.6	5.8	V
		3-cell battery	8.1	8.4	8.7	
		4-cell battery	10.8	11.2	11.6	
<b>Charge Current</b>						
Charge Current Accuracy for Constant Current Mode	I <sub>CC</sub>	I <sub>CC</sub> =30mV/R <sub>S</sub>	-3%		5%	
	I <sub>CC_COOL</sub>	I <sub>CC_COOL</sub> =15mV/R <sub>S</sub>	-6%		10%	
Charge Current Accuracy for Trickle Current Mode	I <sub>TC</sub>	I <sub>TC</sub> =3mV/R <sub>S</sub>	-25%		25%	
Termination Current	I <sub>TERM</sub>	I <sub>TERM</sub> =3mV/R <sub>S</sub>	-25%		25%	

<b>Input Current Limit</b>						
Input Current Limit Accuracy	I <sub>INLIM</sub>	I <sub>INLIM</sub> =1.2A	-5%		5%	
<b>BAT Voltage OVP</b>						
BAT OVP Threshold	V <sub>BAT_OVP</sub>	V <sub>BAT</sub> rising	102.4	104	105.6	% V <sub>BAT_REG</sub>
BAT OVP Threshold Hysteresis	ΔV <sub>BAT_OVP</sub>			2		% V <sub>BAT_REG</sub>
<b>VDPM Reference</b>						
Reference for VDPM	V <sub>VSEN_DPM</sub>		1.182	1.2	1.218	V
<b>VDD Regulation</b>						
VDD LDO Voltage	V <sub>VDD</sub>	V <sub>IN</sub> >4V, EN=1	3.15	3.3	3.45	V
VDD Current Capacity	I <sub>VDD</sub>	V <sub>VDD</sub> =3V	20			mA
VDD Short Current	I <sub>VDD_SC</sub>	VDD short to ground			15	mA
<b>Timer</b>						
Trickle Current Charge Timeout	t <sub>TC</sub>	C <sub>TIM</sub> =330nF	0.425	0.5	0.575	hour
Fast Charge Current Charge Timeout	t <sub>CC/CV</sub>		3.85	4.5	5.15	hour
Charge Mode Change Delay Time	t <sub>MC</sub>			30		ms
Termination Delay Time	t <sub>TERM</sub>			30		ms
Recharge Delay Time	t <sub>RCHG</sub>			30		ms
<b>Cycle-by-Cycle Peak Current Limit</b>						
Power FET Current Limit	I <sub>PEAK</sub>	V <sub>BAT</sub> > V <sub>SHORT</sub>		3		A
<b>BAT Short Protection</b>						
BAT Short Protection Threshold	V <sub>SHORT</sub>	V <sub>BAT</sub> falling	1.9	2.0	2.1	V
<b>Auto Shutdown</b>						
Auto Shutdown Voltage Threshold	V <sub>ASD</sub>	V <sub>IN</sub> falling, measured from IN to BAT	140	180	220	mV
Auto Shutdown Voltage Threshold Hysteresis	V <sub>ASD_HYS</sub>	V <sub>IN</sub> rising hysteresis, measured from IN to BAT		80		
<b>Logic Control</b>						
High Level Logic for EN	V <sub>EN_H</sub>		1.5			V
Low Level Logic for EN	V <sub>EN_L</sub>				0.4	V
High Level Logic for CV,CELL	V <sub>LOGIC_H</sub>		3			V
Low Level Logic for CV,CELL	V <sub>LOGIC_L</sub>				0.5	V
<b>NTC Thermal Protection JEITA Spec</b>						
T1(0 °C) Threshold	V <sub>NTC_T1</sub>	V <sub>NTC</sub> rising	72.75	73.25	73.75	% V <sub>VDD</sub>
T1(0 °C) Threshold Hysteresis	V <sub>NTC_T1_HYS</sub>			1.25		
T2(10 °C) Threshold	V <sub>NTC_T2</sub>	V <sub>NTC</sub> rising	67.25	68.25	69.25	
T2(10 °C) Threshold Hysteresis	V <sub>NTC_T2_HYS</sub>			1.25		
T3(45 °C) Threshold	V <sub>NTC_T3</sub>	V <sub>NTC</sub> falling	43.75	44.75	45.75	
T3(45 °C) Threshold Hysteresis	V <sub>NTC_T3_HYS</sub>			1.2		
T5(60 °C) Threshold	V <sub>NTC_T5</sub>	V <sub>NTC</sub> falling	33.875	34.375	34.875	
T5(60 °C) Threshold Hysteresis	V <sub>NTC_T5_HYS</sub>			1.2		
<b>Thermal Regulation and Thermal Shutdown</b>						
Junction Thermal Regulation Accuracy	T <sub>J_REG</sub>		120	130	140	°C
Thermal Shutdown Threshold	T <sub>SD</sub>			150		°C
Thermal Shutdown Threshold Hysteresis	T <sub>SD_HYS</sub>	Falling edge		20		°C









**Note 1:** Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Note 2:**  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^\circ\text{C}$  on a low effective four-layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard.


**Note 3:** The device is not guaranteed to function outside its operating conditions

## Typical Performance Characteristics

( $T_A=25^{\circ}\text{C}$ ,  $V_{IN}=20\text{V}$ ,  $C_{IN}=1\mu\text{F}$ ,  $C_{PMID}=10\mu\text{F}$ ,  $L=4.7\mu\text{H}$ ,  $R_S=25\text{m}\Omega$ , unless otherwise specified)




Steady Waveform at CC Mode  
( $V_{BAT}=10V$ ,  $I_{CHG}=1.2A$ )




Time (1 $\mu$ s/div)

Steady Waveforms at TC Mode  
( $V_{BAT}=5V$ ,  $I_{CHG}=0.12A$ )




Time (1 $\mu$ s/div)

Insert and Remove Adapter  
(CC Mode,  $V_{BAT}=10V$ )




Time (400ms/div)

Insert and Remove Battery  
(CC Mode,  $V_{BAT}=10V$ )




Time (1s/div)

NTC JEITA Function  
(CV Mode,  $I_{CHG}=0.6A$ )



Time (1s/div)

NTC JEITA Function  
(CC Mode,  $V_{BAT}=10V$ )



Time (1s/div)

## General Function Description

SY20783 is a 4-28V input, 2-4 cells Li-Ion synchronous Buck charger. The charge current up to 2A can be programmed by using the external resistor for different portable applications. It also has a programmable charge timer and adaptive input power limit for safety battery charge operation. It consists of 30V rating reverse blocking FET and power switching FETs with low ON resistance to achieve high charge efficiency and simple peripheral circuit design.

SY20783 along with small QFN3x3-18 footprint provides small PCB area application.

### Switching Mode Control Strategy

SY20783 utilizes quasi-fixed frequency control to simplify the internal close-loop compensation design. The quasi-fixed frequency settled at 500 kHz is easy for the size minimization of peripheral circuit design.

### Operation Principle

SY20783 works as a synchronous Buck mode battery charger when the adapter is present. It utilizes 500 kHz switching frequency to minimize the PCB design.

The charger will operate in battery short mode, trickle charge mode, constant current charge mode and constant voltage charge mode according to the battery voltage. The charge current in every mode is showed in following charge curve. In constant voltage mode, if charge current is lower than termination current, the charger will stop charging until battery voltage drops to recharge voltage.




Figure3. Charge Curve

### Input Power Limit Principle

For prevent input source overloading, SY20783 has IDPM and VDPM loop to limit the input power.

It will automatically decrease charge current when input current exceeds setting value or VSEN voltage drops to internal 1.2V reference.

### Charge Status Indication Description

STAT is an open drain output pin and can indicate charge status. Connect a LED from IN to STAT pin, LED ON means Charge-in-Process, LED OFF means Charge Done, LED Flashing with 1.8Hz means Fault Mode.

1. Charge-In-Process – Pull and keep STAT pin to Low;
2. Charge Done – Pull and keep STAT pin to High;
3. Fault Mode – Output high and low voltage alternatively with 1.8Hz frequency. The faults include input OVP, BAT OVP, BAT short, NTC JEITA UTP/OTP (below  $T_1$  or above  $T_5$ ), Time-out and Thermal shutdown.

### Full Charger Protections Description

In charge mode, SY20783 has full protections to protect the IC and the battery.

**Input Over Voltage Protection** – SY20783 has IN over voltage protection. It will stop charging when input OVP occurs. IC will auto recover normal operation when this fault removes.

**BAT Over Voltage Protection** – SY20783 will stop charging when BAT OVP occurs. IC will auto recover normal operation when this fault removes.

**Timeout Protection** – The charger can detect a bad battery. It will stop charging and latch off when the charger works over safety time which is set by  $C_{TIM}$ . Only recycling the input or EN signal can release this fault.

**JEITA NTC Thermal Protection** – When NTC voltage is lower than  $V_{NTC\_T5}$  threshold or higher than  $V_{NTC\_T1}$  threshold, the charger will stop charging. IC will auto recover when this fault removes.

**Thermal Shutdown Protection** – The IC will stop operation when the junction temperature is higher than  $150^{\circ}C$ . It will auto recover normal when this fault removes.

## Charge JEITA Guideline Compliance

To improve the safety of charging Li-ion batteries, JEITA recommends the voltage on NTC pin must be within the  $V_{NTC\_T1}$  to  $V_{NTC\_T5}$  thresholds. If NTC voltage exceeds the  $V_{NTC\_T1}$ – $V_{NTC\_T5}$  range, the charger suspends charging and waits until the battery temperature is within the  $T_1$  to  $T_5$  range. At cool temperature ( $T_1$ – $T_2$ ), JEITA recommends the charge current reduces to at least half of the constant charge current or lower. At warm temperature ( $T_3$ – $T_5$ ), JEITA recommends charge voltage is lower than 4.1V (for 4.2V CV voltage).

SY20783 can meet the JEITA requirement. The voltage setting at warm temperature ( $T_3$ – $T_5$ ) can be 150mV\*cells lower than  $V_{BAT\_REG}$ . The current setting at cool temperature ( $T_1$ – $T_2$ ) can be reduced to 50% of constant charge current  $I_{CC}$ .




Figure4. JEITA Guideline

## Power Path Management Function

SY20783 can also support power path management for system application and an extra PFET is needed. When adapter is present, adapter will supply system load and battery charge power simultaneously if input power limit is triggered. When adapter is absent, the battery will discharge to supply system load by the external PFET.




Figure5. Power Path Schematic Diagram

## Application Information

Because of the high integration of SY20783, the application circuit based on this regulator IC is rather simple. Only input capacitor  $C_{PMID}$ , output capacitor  $C_{BAT}$ , inductor  $L$ , NTC resistors  $R_1$ ,  $R_2$ , charge current sense resistor  $R_S$  and timer capacitor  $C_{TIM}$  need to be selected for the targeted application specification.

### NTC Resistor

SY20783 monitors battery temperature by measuring the VDD voltage and NTC voltage. It will trigger JEITA protection when the ratio  $K$  ( $K = V_{NTC}/V_{VDD}$ ) reaches the related threshold.

The temperature sensing network is showed as below.




Figure6. NTC Resistors Network

For JEITA standard,  $T_1=0^{\circ}\text{C}$ ,  $T_2=10^{\circ}\text{C}$ ,  $T_3=45^{\circ}\text{C}$ ,  $T_5=60^{\circ}\text{C}$ .

NTC resistors should be chosen at  $R_1=5.24\text{k}\Omega$ ,  $R_2=30.28\text{k}\Omega$ .

### Input Voltage Threshold for Input Power Limit

SY20783 will monitor input voltage by measuring the VSEN voltage. When VSEN voltage drops below the internal 1.2V reference, SY20783 will decrease the duty cycle to reduce the charge current.

The input voltage sense network is shown below, choose  $R_{UP}$ ,  $R_{DOWN}$  to set the input voltage threshold  $V_{INT}$ :




Figure7. Input Voltage Sense Network

$$V_{INT} = \frac{V_{VSEN\_DPM} \times (R_{DOWN} + R_{UP})}{R_{DOWN}} \quad \text{Unit: V}$$

$V_{VSEN\_DPM}$  is 1.2V.

If VDPM function is not used, remove  $R_{DOWN}$  and pull up VSEN pin to IN by  $R_{UP}$ .

### Input Current Threshold for Input Power Limit

SY20783 will monitor input current by sensing internal BKFET current. When actual input current exceeds the setting value at ILIM pin, SY20783 will decrease the duty cycle to reduce the charge current. The input current limit value is programmed by below equation:

$$I_{NLIM} = (1V/R_{ILIM}) \times 2700$$

Note that the maximum  $I_{NLIM}$  setting value is 1.2A.

In those applications where charge current is expected to maximum value or system load is necessary, IDPM is maybe not suitable and VDPM is recommended for input power limit.

If IDPM function is not used, connect ILIM pin to GND with 1k resistor.

### Charge Current Sense Resistor $R_S$

The charge current sense resistor  $R_S$  is calculated as below:

$$R_S = \frac{30mV}{I_{CC}}, \quad \text{Unit: m}\Omega$$

where the  $I_{CC}$  is the battery constant charge current, unit is ampere.

### Timer Capacitor $C_{TIM}$

The charger also provides a programmable charge timer. The charge time is programmed by the capacitor connected between the TIM pin and GND. The capacitance is given by the formula:

$$C_{TIM} = 2 \times 10^{-11} \text{S} \times t_{CC/CV} \quad \text{Unit: F}$$

$t_{CC/CV}$  is the permitted fast charge time, unit is second.

**Input Capacitor C<sub>PMID</sub>**

The main input capacitor is connected between PMID pin to PGND. It can absorb input ripple current from the Buck stage, which is given by below equation.

$$I_{RMS} = I_{CHG} \times \frac{\sqrt{V_{BAT} \times (V_{IN} - V_{BAT})}}{V_{IN}}$$

The maximum value of this RMS ripple current in the application must be smaller than the rated RMS current in the chosen capacitor datasheet. Care should be taken to minimize the loop area formed by C<sub>PMID</sub>, and PMID and PGND pins.

To minimize the potential noise problem, IN should be decoupled to PGND with typical 1μF capacitance, X7R or a better grade ceramic capacitor.

**Output Capacitor C<sub>BAT</sub>**

The output capacitor in parallel with the battery is used for absorbing the high frequency switching ripple current and smoothing the output voltage. The RMS value of the output ripple current I<sub>RMS</sub> is calculated as follow.

$$I_{RMS} = \frac{V_{IN} \times D \times (1-D)}{\sqrt{12} \times L \times f_{SW}}$$

where the duty cycle D is the ratio of the output voltage (battery voltage) over the input voltage for CCM mode which is typical operation for the battery charger. During the battery charge period, battery voltage varies from its initial battery voltage to the rated voltage. The maximum value of this RMS ripple current in the application must be smaller than the rated RMS current in the chosen capacitor datasheet. A typical 20μF ceramic capacitor is recommended to absorb this current and also has small size.

**Output Inductor L**

There are several considerations in choosing the inductor.

- 1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 20%-40% of the maximum charge current I<sub>CC</sub>. The inductance is calculated as:

$$L = \frac{V_{BAT\_REG} (1 - V_{BAT\_REG} / V_{IN})}{f_{SW} \times I_{CC} \times (20\% \sim 40\%)}$$

where f<sub>SW</sub> is the switching frequency and V<sub>IN</sub> is the input voltage in the application

SY20783 is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

- 2) The saturation current rating of the inductor must be selected to be greater than the maximum peak inductor current under all the range of battery voltage and full load conditions.

$$I_{SAT} \geq I_{CC} + \frac{V_{BAT\_REG} (1 - V_{BAT\_REG} / V_{IN})}{2 \times f_{SW} \times L}$$

The maximum peak inductor current happens when battery voltage is equivalent with half of input voltage.

- 3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR < 20mohm to achieve a good overall efficiency.

A 4.7uH inductor is usually recommended to cover most of the conventional applications.

**Lavout Design**

The layout design of SY20783 is relatively simple. For the best efficiency and minimum noise problems, we should place the following components close to the IC: C<sub>IN</sub>, C<sub>PMID</sub>, L, C<sub>VDD</sub> and C<sub>BST</sub>.

- 1) It is desirable to maximize the PCB copper area connecting to PGND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.
- 2) C<sub>PMID</sub> must be close to pins PMID and PGND. The loop area formed by C<sub>PMID</sub> and PGND must be minimized.
- 3) The PCB copper area associated with LX pin must be minimized to avoid the potential noise problem.
- 4) The capacitor C<sub>TIM</sub> and the trace connecting to the TIM pin must not be adjacent to the LX net on the PCB.

The SY20783 PCB layout is suggested as below.






Figure8.Proposed PCB Layout


## QFN3×3-18 Package Outline Drawing




**Top View**



**Bottom View**



**Front View**



**Recommended PCB layout  
(Reference only)**

**Notes: 1, All dimension in millimeter and exclude mold flash & metal burr**





---

**IMPORTANT NOTICE**

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
2. **Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
5. **Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
6. **No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: [www.silergy.com](http://www.silergy.com)

© 2020 Silergy Corp.

**All Rights Reserved.**