
High Efficiency, 3.0A, 18V Input Synchronous Step Down Regulator

General Description

The SY21114 develops high efficiency 500kHz synchronous step-down DC/DC converter capable of delivering 3A current. The device operates over a wide input voltage range from 4.2V to 18V and integrates main switch and synchronous switch with very low $R_{DS(ON)}$ to minimize the conduction loss.

The SY21114 adopts the instant PWM architecture to achieve fast transient responses for high step down applications and high efficiency at light loads. In addition, it operates at pseudo-constant frequency of 500kHz to minimize the size of the inductor and the capacitor.

Ordering Information



| I | Ordering Number | Package type | Note |
|---|-----------------|--------------|------|
| ſ | SY21114ADC | TSOT23-6 | |

Features

- Low $R_{DS(ON)}$ for Internal Switches (Top/Bottom): $80m\Omega/40m\Omega$
- 4.2-18V Input Voltage Range
- 3A Output Current Capability
- 500kHz Switching Frequency Minimize the External Components
- Stable with 10μF C_{OUT} and 2.2μH Inductor
- Instant PWM Architecture to Achieve Fast Transient Responses
- Internal Soft-start Limits the Inrush Current
- Startup from Pre-biased Output
- Cycle-by-cycle Peak/Valley Current Limitation
- Hic-cup Mode Output Short Circuit Protection
- Over Temperature Protection with Auto Recovery
- Output Auto Discharge Function
- ±1.0% Internal Reference Voltage
- RoHS Compliant and Halogen Free
- Compact Package: TSOT23-6

Typical Application




Figure 1. Schematic Diagram

Inductor and C_{OUT} Selection Table

| 7 | $V_{\rm OUT}$ | L | $C_{OUT}[\mu F]$ | | |
|---|---------------|------|------------------|----|----|
| | [V] | [µH] | 4.7 | 10 | 22 |
| | 1.2 | 1.5 | | | ٧ |
| | 1.2 | 2.2 | | | ☆ |
| | 3.3 | 2.2 | | ٧ | ٧ |
| | 3.3 | 4.7 | | ☆ | ٧ |
| | 5 | 3.3 | | ٧ | ٧ |
| | 3 | 6.8 | | ☆ | ٧ |

Note: '☆' means recommended for most applications.





Figure 2. Efficiency vs. Output Current



Pin-out (Top View)



Top Mark: L8xyz (device code: L8; x=year code, y=week code, z= lot number code)

| Pin Name | Pin Number | Pin Description | |
|--|------------|---|--|
| GND | 1 | Power ground pin. | |
| LX | 2 | Inductor pin. Connect this pin to the switching node of the inductor. | |
| IN 3 Input pin. Decouple this p | | Input pin. Decouple this pin to the GND pin with at least a 10µF ceramic capacitor. | |
| | | Output feedback pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: V_{OUT} =0.6×(1+R _H /R _L) | |
| EN 5 | | Enable control. Pull high to turn on. Do not leave this pin floating. | |
| BS Boot-strap pin. Supply high side gate dr between the BS and the LX pin. | | Boot-strap pin. Supply high side gate driver. Connect a 0.1μF ceramic capacitor between the BS and the LX pin. | |

Block Diagram




Figure 3. Block Diagram





| Absolute Maximum Ratings (Note 1) | |
|--|-----------------|
| Supply Input Voltage | |
| LX, EN Voltage | |
| FB Voltage | |
| BS-LX Voltage | |
| Power Dissipation, P_D @ $T_A = 25^{\circ}C$ TSOT23-6, | 1.5W |
| Package Thermal Resistance (Note 2) | |
| $	heta_{_{ m JA}}$ | 66°C/W |
| θ _{JC} | 15°C/W |
| Junction Temperature Range | |
| Lead Temperature (Soldering, 10 sec.) | 260°C |
| Storage Temperature Range | |
| Dynamic LX Voltage in 10ns Duration (Note3) | IN+3V to GND-5V |
| Recommended Operating Conditions (Note 3) | |
| Supply Input Voltage | 4.2V to 18V |
| Junction Temperature Range | |
| Ambient Temperature Range | |



Electrical Characteristics

 $(V_{IN} = 12V, V_{OUT} = 3.3V, L = 4.7\mu H, C_{OUT} = 10\mu F, T_A = 25^{\circ}C, I_{OUT} = 1A unless otherwise specified)$

| Parameter | Symbol | Test Conditions | Min | Тур | Max | Unit |
|---------------------------------|----------------------|---|------|-----|------|------------|
| Input Voltage Range | V _{IN} | | 4.2 | | 18 | V |
| Input UVLO Threshold | $V_{\rm UVLO}$ | | | | 4.15 | V |
| UVLO Hysteresis | V_{HYS} | | | 0.6 | | V |
| Quiescent Current | IQ | $I_{OUT}=0, V_{FB}=V_{REF}\times 105\%$ | | 250 | | μA |
| Shutdown Current | Ishdn | EN=0 | | 5 | 10 | μA |
| Feedback Reference Voltage | V_{REF} | Under CCM condition | 594 | 600 | 606 | mV |
| FB Input Current | I_{FB} | $V_{FB}=3.3V$ | -50 | | 50 | nA |
| Output Discharge Resistance | R _{DIS} | | | 40 | | Ω |
| Top FET RON | R _{DS(ON)1} | | | 80 | | m Ω |
| Bottom FET RON | R _{DS(ON)2} | | | 40 | | m Ω |
| EN Rising Threshold | $V_{EN,R}$ | | 1.08 | 1.2 | 1.32 | V |
| EN Falling Threshold | $V_{EN,F}$ | | 0.9 | 1.0 | 1.1 | V |
| EN Leakage Current | I_{EN} | | -1 | | 1 | μΑ |
| Min ON Time | ton,min | | | 50 | | ns |
| Min OFF Time | toff,min | | | 200 | | ns |
| Turn On Delay | ton,dly | from EN high to LX start switching | | 300 | | μs |
| Soft-start Time | t_{SS} | V _{OUT} from 0 to 100% | | 1 | | ms |
| Switching Frequency | f_{SW} | V _{OUT} =3.3V, CCM | | 500 | | kHz |
| Top FET Peak Current Limit | I _{LIM,TOP} | | 4.5 | | | A |
| Bottom FET Valley Current Limit | $I_{LIM,BOT}$ | | 3 | | | A |
| Output UVP Threshold | V_{UVP} | _ | | 33 | | $%V_{REF}$ |
| Output UVP Delay | t _{UVP,DLY} | | | 100 | | μs |
| UVP Hiccup On Time | t _{UVP,ON} | | | 2 | | ms |
| UVP Hiccup Off Time | t _{UVP,OFF} | | | 6 | | ms |
| Thermal Shutdown Temperature | T_{SD} | _ | | 150 | | °C |
| Thermal Shutdown Hysteresis | T _{HYS} | _ | | 15 | | °C |


Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Note 2: θ_{JA} is measured in the natural convection at $T_A = 25^{\circ}\text{C}$ on a 2-oz two-layer Silergy evaluation board. Paddle of TSOT23-6 package is the case position for SY21114ADC θ_{JC} measurement.


Note 3: The device is not guaranteed to function outside its operating conditions.





Typical Performance Characteristics












































Load Transient (V_{IN}=12V, V_{OUT}=3.3V, I_{OUT}=0.3~3A)





Operation

The SY21114 is a high efficiency 500kHz synchronous step-down DC/DC regulator capable of delivering up to 3A load current. It can operate over a wide input voltage range from 4.2V to 18V and integrates main switch and synchronous switch with very low $R_{\rm DS(ON)}$ to minimize the conduction loss. The SY21114 adopts the instant PWM architecture to achieve fast transient responses for high step down applications and high efficiency at light loads.

The SY21114 provides protection functions such as cycle-by-cycle current limiting and thermal shutdown protection. The SY21114 will sense the output voltage conditions for the fault protection.

Applications Information

Because of the high integration in the SY21114 IC, the application circuit based on this regulator is rather simple. Only the input capacitor $C_{\rm IN}$, the output capacitor $C_{\rm OUT}$, the output inductor L and the feedback resistors ($R_{\rm H}$ and $R_{\rm L}$) need to be selected for the targeted applications specifications.

Feedback Resistor Dividers RH and RL:

Choose $R_{\rm H}$ and $R_{\rm L}$ to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both $R_{\rm H}$ and $R_{\rm L}$. A value of between $10k\Omega$ and $1M\Omega$ is highly recommended for both resistors. If $V_{\rm OUT}$ is $3.3V,~R_{\rm H}{=}100k\Omega$ is chosen, then using the following equation, $R_{\rm L}$ can be calculated to be $22.1k\Omega$:

$$R_{L} = \frac{0.6\,V}{V_{\text{OUT}} - 0.6\,V} \times R_{H}$$

$$R_{H}$$

$$R_{H}$$

$$R_{H}$$

$$R_{H}$$

Input Capacitor CIN:

The ripple current through input capacitor is calculated as:

$$I_{\text{CIN_RMS}} = I_{\text{OUT}} \times \sqrt{D \times (1 - D)}$$

To minimize the potential noise problem, place a typical X5R or better grade ceramic capacitor really close to the IN and GND pins. Care should be taken to minimize the loop area formed by C_{IN} and IN/GND

pins. In this case, a $10\mu F$ low ESR ceramic capacitor is recommended.

Output Capacitor Cout:

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use an X5R or better grade ceramic capacitor with 16V rating and more than $22\mu F$ capacitance.

Output Inductor L:

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V_{\text{OUT}}(1 - V_{\text{OUT}}/V_{\text{IN,MAX}})}{f_{\text{SW}} \times I_{\text{OUT,MAX}} \times 40\%}$$

Where fsw is the switching frequency and $I_{OUT,MAX}$ is the maximum load current.

The SY21114 is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{SAT, \, MIN} > I_{OUT, \, MAX} + \frac{V_{OUT}(1\text{-}V_{OUT}/V_{IN, MAX})}{2 \times f_{SW} \times L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<50m Ω to achieve a good overall efficiency.

Soft-start


The SY21114 has a built-in soft-start to control the rise rate of the output voltage and limit the input current surge during IC start-up. The typical soft-start time is 1ms.

External Bootstrap Capacitor

This capacitor provides the gate driver voltage for internal high side MOSFET. A 100nF low ESR




ceramic capacitor connected between the BS pin and the LX pin is recommended.



Load Transient Considerations:

The SY21114 integrates the compensation components to achieve good stability and fast transient responses. Adding a small ceramic cap in parallel with $R_{\rm H}$ may further speed up the load transient responses and is thus recommended for applications with large load transient step requirements.




OCP and SCP Protection Method

If the high side power FET current gets higher than the peak current limit threshold, the high side power FET will turn off and the low side power FET will turn on. If the low side FET current gets higher than the valley current limit threshold, the low side FET will keep turning on until low side FET current decreases below the valley current limit threshold. So both peak and valley current are limited. If the load current continues to increase in these conditions, the output voltage will drop. When the output voltage falls below 33% of the regulation level, the output short will be detected and the IC will operate in hiccup mode. The hic-cup on time will be 2ms and hiccup off time will be 6ms. If the hard short is removed, the IC will return to normal operation.

Enable and Adjusting Under Voltage Lockout

The EN pin has accurate rising and falling threshold, it provides programmable ON/OFF control by

connecting an external resistor divider. Once the EN pin voltage exceeds the rising threshold, the device will start operation. If the EN pin voltage is pulled below the falling threshold, the regulator will stop switching and enter the shutdown state.



It is not recommended to connect EN and IN directly. A resistor in a range of $1k\Omega$ to $1M\Omega$ should be adopted if EN is pulled high by IN.

Layout Design:

The layout design of SY21114 regulator is relatively simple. For the best efficiency and minimum noise problem, we should place the following components close to the IC: C_{IN} , L, R_{H} and R_{L} .

- 1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.
- 2) C_{IN} must be close to Pins IN and GND. The loop area formed by C_{IN} and GND must be minimized.
- 3) The PCB copper area associated with LX pin must be minimized to avoid the potential noise problem.
- 4) The components R_H and R_L and the trace connecting to the FB pin must not be adjacent to the LX net on the PCB layout to avoid the noise problem.
- 5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull down 1Mohm resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.







Figure 4. PCB Layout Suggestion



TSOT23-6 Package Outline & PCB Layout



Front view

Recommended Pad Layout

→ 0.60 -

0.95

Notes: All dimension in millimeter and exclude mold flash & metal burr.


0.01-0.10



Taping & Reel Specification


1. Taping orientation

TSOT23-6



Feeding direction ——

2. Carrier Tape & Reel specification for packages



| Package types | Tape width (mm) | Pocket pitch(mm) | Reel size (Inch) | Trailer length(mm) | Leader length (mm) | Qty per reel |
|---------------|-----------------|------------------|---------------------|-----------------------|--------------------|-----------------|
| TSOT23-6 | 8 | 4 | 7'' | 400 | 160 | 3000 |

3. Others: NA



Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

| Date | Revision | Change | |
|---------------|---------------|--|--|
| Dec.01, 2020 | Revision 0.9A | Update the Package Outline Drawing (page 11) | |
| Sep. 01, 2020 | Revision 0.9 | Initial Release | |



IMPORTANT NOTICE

- 1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
- 2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
- 3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
- 4. Suitability for use. Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
- 5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
- 6. No offer to sell or license. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

©2020 Silergy Corp. All Rights Reserved.