# SY21243D3



### High Efficiency Fast Response, 8A, 28V Input Synchronous Step Down Regulator


### **General Description**

The SY21243D3 develops a high efficiency synchronous step-down DC/DC regulator capable of delivering 8A current. The device integrates main switch and synchronous switch with very low  $R_{DS(ON)}$  to minimize the conduction loss. In addition, it operates at pseudo-constant frequency of 500kHz under heavy load conditions to minimize the size of inductor and capacitor.

Silergy's proprietary Instant-PWM<sup>TM</sup> fast-response, constant-on-time (COT) PWM control method supports high input/output voltage ratios (low duty cycles), and fast transient response while maintaining a near constant operating frequency over line, load and output voltage ranges. This control method provides stable operation without complex compensation and even with low ESR ceramic capacitors.

The SY21243D3 operates over a wide input voltage range from 4V to 24V. Cycle-by-cycle current limit, input under voltage lock-out, internal soft-start, output under voltage protection, over voltage protection and thermal shutdown provide safe operation in all operating conditions.

## **Ordering Information**




### Features

- Low  $R_{DS(ON)}$  for Internal Switches (Top/Bottom):  $20/10m\Omega$
- Wide Input Voltage Range: 4~24V
- Integrated Bypass Switch: 1.5Ω
- Instant PWM Architecture to Achieve Fast Transient Responses
- Internal Soft-start Limits the Inrush Current
- Pseudo-Constant Frequency: 500kHz
- Adjustable Output Voltage Application
- 8A Output Current Capability
- ±1% Internal Reference Voltage
- PFM/USM Selectable Light Load Operation Mode
- Power Good Indicator
- Output Discharge Function
- Cycle-by-cycle Valley and Peak Current Limit Protection
- Programmable Valley Current Limit Threshold by ILMT Pin
- Latch-off Mode Output Under Voltage Protection
- Latch-off Mode Output Over Voltage Protection
- Latch-off Mode Over Temperature Protection
- Input UVLO
- RoHS Compliant and Halogen Free
- Compact Package: QFN2.5×2.5-16

### **Applications**

- LCD-TV/Net-TV/3DTV
- Set Top Box
- Notebook
- High Power AP


# **Typical Applications**



Silergy Corp. Confidential- Prepared for Customer Use Only 1 All Rights Reserved.



### Pinout (top view)



#### (QFN2.5×2.5-16)

Top Mark: S2xyz (Device code: S2, x=year code, y=week code, z= lot number code)

Pin Name	Pin Number	Pin Description
BS	1	Boot-strap pin. Supply high side gate driver. Connect a $0.1\mu$ F ceramic capacitor between the BS pin and the LX pin.
IN	2, 3, 4	Input pin. Decouple this pin to the GND pin with at least a $10\mu$ F ceramic capacitor. A $0.1\mu$ F input ceramic capacitor is recommended to reduce the input noise.
LX	5, 15, 16	Inductor pin. Connect this pin to the switching node of the inductor.
GND	6, 14, EP	Ground pin.
PG	7	Power good Indicator. Open drain output when the output voltage is within 90% to 120% of the regulation point.
TEST	8	For factory use only. Leave this pin floating or connect it to GND in application.
EN	9	Enable control of the DC/DC regulator. Pull this pin high to turn on the regulator. Do not leave this pin floating. The pin is also used for controlling operation mode of the regulator under light load condition after the output of the Buck regulator is within the regulation range. When its voltage is less than 1.6V, the Buck regulator works under ultra-sonic mode. When its voltage is larger than 2.2V, the Buck regulator works under PFM mode.
ILMT	10	Valley current limit threshold selection pin. See Table 1 to find more details.
FB	11	Output feedback pin. Connect to the center point of the resistor divider.
ВҮР	12	External 3.3V bypass power supply input. Decouple this pin to GND with a $1\mu$ F ceramic capacitor. Leave this pin floating or connect this pin to the GND if it is not used.
VCC	13	Internal 3.3V LDO output. Power supply for internal analog circuits and driving circuit. Decouple this pin to GND with a 2.2µF ceramic capacitor.



## **Block Diagram**




Figure3. Block Diagram

### Absolute Maximum Ratings (Note 1)

Supply Input Voltage	0.3 V to $28$ V
IN-LX, LX, PG, TEST, EN Voltage	0.3V to 26V
BS-LX, FB, VCC, ILMT Voltage	0.3V to 4V
BYP Voltage	0.3V to 6V
Maximum Power Dissipation, $P_{D,MAX}$ , @ $T_A = 25^{\circ}C$ QFN2.5×2.5-16	3W
Package Thermal Resistance (Note 2)	
$\theta$ JA, QFN2.5×2.5-16	33°C/W
θ JC, QFN2.5×2.5-16	5.5°C/W
Junction Temperature Range	40°C to 150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	65°C to 150°C
Dynamic LX Voltage in 10ns Duration	5V to 29V
Dynamic LX Voltage in 20ns Duration	1V to 28V

## Recommended Operating Conditions (Note 3)

Supply Input Voltage	4V to 24V
Junction Temperature Range	-40°C to 125°C
Ambient Temperature Range	40°C to 85°C



# **Electrical Characteristics**

$(V_{IN}=12V, C_{OUT}=66\mu F, T_A=25^{\circ}C, I_{OUT}=66\mu F, T_A=25^{\circ}C, I_{OUT}=12V, C_{OUT}=12V, C_{OUT}=12V,$				1	1	
Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Voltage Range	V <sub>IN</sub>		4		24	V
Input UVLO Threshold	V <sub>UVLO</sub>	V <sub>IN</sub> rising			3.9	V
Input UVLO Hysteresis	V <sub>HYS</sub>			0.5		V
Quiescent Current	IQ	PFM, I <sub>OUT</sub> =0A, V <sub>OUT</sub> =V <sub>SET</sub> ×105%		140	170	μΑ
Shutdown Current	I <sub>SHDN</sub>	EN=0		4	9	μA
Feedback Reference Voltage	V <sub>REF</sub>		0.594	0.600	0.606	V
FB Input Current	I <sub>FB</sub>	V <sub>FB</sub> =1V	-50		50	nA
Top FET R <sub>DS(ON)</sub>	R <sub>DS(ON)1</sub>			20		mΩ
Bottom FET R <sub>DS(ON)</sub>	R <sub>DS(ON)2</sub>			10		mΩ
Output Discharge Current	I <sub>DIS</sub>	V <sub>OUT</sub> =1.2V		40		mA
Top FET Current Limit	I <sub>LMT,TOP</sub>			22		А
▲		ILMT=Low	8			А
Bottom FET Current Limit	I <sub>LMT,BOT</sub>	ILMT=Floating	12			А
	2.011,201	ILMT=High	16			А
Bottom FET Reverse Current Limit	I <sub>LMT,RVS</sub>	USM Mode	3	4.8		А
Soft-start Time	tss	$V_{OUT}$ from 0% to 100% V <sub>SET</sub>		600		μs
EN Input Voltage High	V <sub>EN,H</sub>		1			V
EN Input Voltage Low	V <sub>EN,L</sub>		_		0.4	V
EN Voltage for Ultra-sonic Mode	V <sub>EN,USM</sub>		1		1.6	V
EN Voltage for PFM Mode	V <sub>EN,PFM</sub>		2.2		V <sub>IN</sub>	V
EN Input Current	I <sub>EN</sub>	V <sub>EN</sub> =3.3V	2.2		1	μA
ILMT Input Voltage High	V <sub>ILMT,H</sub>		2.5		-	V
ILMT Input Voltage Low	VILMT,L				0.4	V
Switching Frequency	f <sub>SW</sub>	V <sub>OUT</sub> =1.2V, CCM	425	500	575	kHz
Ultra-sonic Mode Frequency	f <sub>USM</sub>	USM mode, I <sub>OUT</sub> =0A	120	27	575	kHz
Min ON Time	t <sub>ON,MIN</sub>	$V_{IN}=V_{IN,MAX}$ (Note 4)		50		ns
Min OFF Time	t <sub>OFF,MIN</sub>			200		ns
VCC Output Voltage	V <sub>CC</sub>	VCC adds 1mA load	3.15	3.3	3.45	V
Output Over Voltage Threshold	VOVP	Vec adds finit foud V <sub>FB</sub> rising	117	120	123	%V <sub>REF</sub>
Output Over Voltage Hysteresis	VOVP VOVP,HYS	V FB HBHIG	117	5	125	%V <sub>REF</sub>
Output OVP Delay	t <sub>OVP,DLY</sub>	(Note 4)		30		μs
Output Under Voltage Protection Threshold	V <sub>UVP</sub>		55	60	65	%V <sub>REF</sub>
Output UVP Delay	t <sub>UVP,DLY</sub>	(Note 4)	+	200		μs
Power Good Threshold	VPG,F	$V_{FB}$ falling(not good)	80	83	86	$\frac{\mu s}{8}$
Power Good Hysteresis	VPG,F VPG,HYS	V <sub>FB</sub> rising (good)	00	7	00	%V <sub>REF</sub>
	V PG,HYS tPG,R	Low to high (Note 4)		200		μs
Power Good Delay		High to low (Note 4)		200		
Power Good Low Voltage	t <sub>PG,F</sub> V <sub>PG,LOW</sub>	$V_{FB}=0V, I_{PG}=5mA$		20	0.45	μs V
Bypass Switch R <sub>DS(ON)</sub>		V FB-UV, IPG-JIIIA		1.5	0.45	ν Ω
Bypass Switch Turn-on Voltage	R <sub>DS(ON),BYP</sub> V <sub>BYP</sub>		2.97	3.1		V
			2.71	0.2		V
Bypass Switch Switchover Hysteresis	V <sub>BYP,HYS</sub>					
Bypass Switch OVP Threshold	V <sub>BYP,OVP</sub>	T minima (Nata 4)		120		%V <sub>LDO</sub> °C
Thermal Shutdown Temperature	T <sub>OTP</sub>	$T_J rising (Note 4)$		150		-
Thermal Shutdown Hysteresis	Totp,hys	(Note 4)		15		°C

. - 41- - ----i - - - -- .: **:** : - .1



**Note 1**: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: Package thermal resistance is measured in the natural convection at  $T_A = 25^{\circ}C$  on a 8.5cm×8.5cm size, fourlayer Silergy Evaluation Board with 2-oz copper.


Note 3: The device is not guaranteed to function outside its operating conditions.


Note 4: Guaranteed by design.




### **Typical Performance Characteristics**


 $(T_A=25^{\circ}C, V_{IN}=12V, V_{OUT}=1.05V, L=1\mu H, C_{OUT}=66\mu F$ , unless otherwise noted)









Time (1µs/div)




Efficiency vs. Output Current (V<sub>BYP</sub>=3.3V, I<sub>OUT</sub>=0-8Å, USM, L=1.5µH/PCMB104T-1R5MS) 100 90 80 (%) 70 Efficiency 60 50 40 /<sub>IN</sub>=5V, V<sub>OUT</sub>=2.5V V<sub>IN</sub>=12V, V<sub>OUT</sub>=2.5V 30 V<sub>IN</sub>=19V, V<sub>OUT</sub>=2.5V =24V, Vout=2.5V 20 10 0.001 0.01 0.1 1 8 Output Current (A)










Time (2µs/div)




V <sub>IN</sub>	10V/div					
Vout	1V/div	i.			-	- - -
			+		-	
V <sub>LX</sub>	10V/div					
		·		• • • • • • •	- <u></u> - - - -	
IL.	10A/div		<b></b>		-	
-		-				


Time (2ms/div)




Time (800µs/div)




Time (200µs/div)




Time (2ms/div)








Short Circuit Protection (V<sub>IN</sub>=12V, V<sub>OUT</sub>=1.05V, I<sub>OUT</sub>=0A~short, ILMT=Low)




Time (200µs/div)






Time (200µs/div)




Short Circuit Protection (V<sub>IN</sub>=12V, V<sub>OUT</sub>=1.05V, I<sub>OUT</sub>=8A~short, ILMT=Low)




Time (200µs/div)


#### Short Circuit Protection

(VIN=12V, VOUT=1.05V, IOUT=8A~short, ILMT=Floating)



Time (200µs/div)







### **Detailed Description**

#### General Features Constant-on-time Architecture

Fundamental to any constant-on-time (COT) architecture is the one-shot circuit or on-time generator, which determines how long to turn on the high-side power switch. Each on-time (t<sub>ON</sub>) is a "fixed" period internally calculated to operate the step down regulator at the desired switching frequency considering the input and output voltage ration.  $t_{ON} = (V_{OUT}/V_{IN}) \times (1/f_{SW}).$ For example. considering that a hypothetical converter targets 1.2V output from a 12V input at 500kHz, the target ontime is  $(1.2V/12V) \times (1/500 \text{ kHz}) = 200 \text{ ns.}$  Each ton pulse is triggered by the feedback comparator when the output voltage as measured at FF drops below the target value. After one toon period, a minimum offtime (t<sub>OFF,MIN</sub>) is imposed before any further switching is initiated, even if the output voltage is less than the target. This approach avoids the making any switching decisions during the noisy periods just after switching events and while the switching node (LX) is rapidly rising or falling.


In a COT architecture, there is no fixed clock, so the high-side power switch can turn on almost immediately after a load transient and subsequent switching pulses can be quickly initiated, ramping the inductor current up to meet load requirements with minimal delays. Traditional current mode or voltage mode control methods must simultaneously monitor the feedback voltage, current feedback and internal ramps and compensation signals to determine when to turn off the high-side power switch and turn on the low-side synchronous rectifier. Considering these small signals in a switching environment are difficult to be noise-free after switching large currents, making those architectures difficult to apply in noisy environments and at low duty cycles.

#### Minimum Duty Cycle and Maximum Duty Cycle

In the COT architecture, there is no limitation for small duty cycle, since at very low duty cycle operation, once the on-time is close to the minimum on time, the switching frequency can be reduced as needed to always ensure a proper operation.

The device can support at least 60% maximum duty cycle operation under  $T_J$ = -40°C~125°C condition.

#### Instant-PWM Operation



Silergy's instant-PWM control method adds several proprietary improvements to the traditional COT architecture. Whereas most legacy based on COT implementations require a dedicated connection to the output voltage terminal to calculate the ton duration, instant-PWM control method derives this signal internally. Another improvement optimizes operation with low ESR ceramic output capacitors. In many applications it is desirable to utilize very low ESR ceramic output capacitors, but legacy COT regulators may become unstable in these cases because the beneficial ramp signal that results from the inductor current flowing into the output capacitor maybe become too small to maintain smooth operation. For this reason, instant-PWM synthesizes a virtual replica of this signal internally. This internal virtual ramp and the feedback voltage are combined and compared to the reference voltage. When the sum is lower than the reference voltage, the ton pulse is triggered as long as the minimum toFF has been satisfied and the inductor current as measured in the low-side synchronous rectifier is lower than the bottom FET current limit. As the ton pulse is triggered, the low-side synchronous rectifier turns off and the high-side power switch turns on. Then the inductor current ramps up linearly during the ton period. At the conclusion of the t<sub>ON</sub> period, the highside power switch turns off, the low-side synchronous rectifier turns on and the inductor current ramps down linearly. This action also initiates the minimum t<sub>OFF</sub> timer to ensure sufficient time for stabilizing any transient conditions and settling the feedback comparator before the next cycle is initiated. This minimum toFF is relatively short so that during high speed load transient ton can be retriggered with minimal delay, allowing the inductor current to ramp quickly to provide sufficient energy to the load side.



In order to avoid shoot-through, a dead time  $(t_{DEAD})$  is generated internally between the high-side power switch off and the low-side synchronous rectifier on period or the low-side synchronous rectifier off and the high-side power switch on period.

#### Light Load Operation Mode Selection

PFM or USM light load operation is selected by EN pin. EN is not only Buck enable pin but also mode selection pin to control operation mode of the regulator under light load condition after the output of Buck regulator is within the regulation range. If the voltage on this pin is lower than 1.6V and higher than its rising threshold, the Buck regulator works under ultra-sonic mode (USM). If the voltage on this pin is greater than 2.2V, the Buck regulator works under pulse-frequency modulation mode (PFM).

If PFM light load operation is selected, under light load conditions, typically  $I_{OUT} < 1/2 \times \Delta I_L$ , the current through the low-side synchronous rectifier will ramp to near zero before the next ton time. When this occurs, the low-side synchronous rectifier turns off, preventing recirculation current that can seriously reduce efficiency under these light load conditions. As load current is further reduced, and the combined feedback and ramp signals remain much greater than the reference voltage, the instant-PWM control loop will not trigger another ton until needed, so the apparent operating switching frequency will correspondingly drop, further enhancing efficiency. The switching frequency can be lower than audible frequency area under deep light load or null load conditions. Continuous conduction mode (CCM) resumes smoothly as soon as the load current increases sufficiently for the inductor current to remain above zero at the time of the next toN cycle. The device enters CCM once the load current exceeds the critical level. After that, the switching frequency stays fairly constant over the output current range. The critical level of the load current is determined with

$$I_{\text{OUT\_CTL}} = \frac{\Delta I_{\text{L}}}{2} = \frac{V_{\text{OUT}} \times (1 - D)}{2 \times f_{\text{SW}} \times L_{1}}$$


If USM light load operation is selected, it keeps the switching frequency above an audible frequency area even under deep light load or null load conditions. Once the device detects that both the high-side power switch and the low-side synchronous rectifier turn off for more than one certain time, it forces the low-side synchronous rectifier turn on in advance of one  $t_{ON}$  cycle and discharge the output capacitor electric quantity so that the switching frequency is out of

audio range. There is also one feedback loop to match the low-side synchronous rectifier forced turn on time with the error amplifier output voltage to avoid output voltage becoming too high.

#### Input Under Voltage Lock-out (UVLO)

To prevent operation before all internal circuitry is ready and to ensure that the power and synchronous rectifier switches can be sufficiently enhanced, the instant-PWM incorporates one input under-voltage lockout protections. The device remains in a low current state and all switching actions are inhibited until  $V_{IN}$  exceeds their own UVLO (rising) threshold. At that time, if EN is enabled, the device will start-up by initiating a soft-start ramp. If  $V_{IN}$  falls below  $V_{UVLO}$  less than the input UVLO hysteresis, switching actions will again be suppressed.

If the input UVLO threshold is low for some high input UVLO threshold requirement applications, use EN to adjust the input UVLO by adopting two external divided resistors.



#### **Enable Control**


The EN input is a high-voltage capable input with logic-compatible threshold. When EN is driven above 1V normal device operation will be enabled. When driven < 0.4V the device will be shut down, reducing input current to <  $10\mu$ A.

It is not recommended to connect EN and IN directly. A resistor in a range of  $1k\Omega$  to  $1M\Omega$  should be used if EN is pulled high by IN.

#### Startup and Shutdown

The SY21243D3 incorporates an internal soft-start circuit to smoothly ramp the output to the desired voltage whenever the device is enabled. Internally, the soft-start circuit clamps the output at a low voltage and then allows the output to rise to the desired voltage over approximately 0.6ms, which avoids high current flow and transients during startup. The startup and shutdown sequence is shown below.





After the input voltage exceeds its own UVLO (rising) threshold, V<sub>CC</sub> is turned on after EN is enabled for one delay time t<sub>DLY1</sub>, the buck regulator is turned on after another delay time t<sub>DLY2</sub> after VCC voltage is set up. When the output voltage is 90% of the regulation point, PG becomes high-impedance after one delay time t<sub>PG,R</sub>.

If the output is pre-biased to a certain voltage before start-up, the device disables the switching of both the high-side power switch and the low-side synchronous rectifier until the voltage on the internal soft start circuit voltage V<sub>SS</sub> exceeds the sensed output voltage at the FB node.

#### **Output Discharge**

The SY21243D3 discharges the output voltage when the converter shuts down from  $V_{IN}$  or EN, or thermal shutdown, so that output voltage can be discharged in a minimal time, even load current is zero. The discharge FET in parallel with the low-side synchronous rectifier turns on after the low-side synchronous rectifier turns off when shut down logic is triggered. The output discharge current is typically 40mA. Note that the discharge FET is not active beyond these shutdown conditions.

#### **Buck Output Power Good Indicator**

The Buck power good indicator is an open drain output controlled by a window comparator connected to the feedback signal. If  $V_{FB}$  is greater than  $V_{PG,R}$ and less than  $V_{OVP}$  for at least the power good delay time (low to high), PG will be high-impedance.

PG should be connected to  $V_{\rm IN}\xspace$  or another voltage source through a resistor (e.g.  $100k\Omega$ ). After V<sub>IN</sub> exceeds its own UVLO (rising) threshold, the PG

FET is turned on so that PG is pulled to GND before output voltage is ready. After feedback voltage V<sub>FB</sub> reaches V<sub>PG,R</sub>, PG is pulled high (after one delay time typical 200 $\mu$ s). When V<sub>FB</sub> drops to V<sub>PG,F</sub>, or rises to V<sub>OVP</sub> for one OVP delay time, PG is pulled low (after one delay time typical 20µs).

#### **External Bootstrap Capacitor Connection**

This device integrates a floating power supply for the gate driver that operates the high-side power switch. Proper operation requires a 0.1µF low ESR ceramic capacitor to be connected between BS and LX. This bootstrap capacitor provides the gate driver supply voltage for the high-side N-channel MOSFET power switch.



#### VCC Linear Regulator

The SY21243D3 integrates one high performance, low drop-out linear regulator 3.3V VCC, which can power the internal gate drivers, PWM logic, analog circuitry and other blocks. VCC is supplied by IN voltage. Connect a 2.2µF low ESR ceramic capacitor from VCC to GND.



#### **BYP** Input


The control and drive circuit can also be powered by external 3.3V power supply. When a 3.3V external power supply is connected to the BYP pin, the VCC LDO is turned off and the switch between BYP and VCC is turned on. The overall efficiency may be improved by connecting the BYP pin to external 3.3V switching power supply. Connect a 1.0µF low ESR ceramic capacitor from BYP pin to GND when BYP is supplied by 3.3V external power. Leave the BYP pin floating or connect this pin to the GND if it is not used.

#### **Fault Protection Modes Output Current Limit**

Instant-PWM incorporates a cycle-by-cycle "valley" current limit. Inductor current is measured in the lowside synchronous rectifier when it turns on and as the inductor current ramps down. If the current exceeds



the bottom FET current limit threshold, t<sub>ON</sub> is inhibited until the current returns back to the limit threshold or lower.



The device supports programmable valley current limit threshold. Pull ILMT pin low, floating or high for 3 gears successively increasing valley current limit threshold. When the valley current limit occurs, the output current limit value is  $I_{LMT,OUT}=I_{LMT,BOT}+\Delta I_L/2$ ,  $A_{I} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{OUT} \times (V_{IN} - V_{OUT})}$ 

$$\Delta I_{\rm L} = \frac{1}{V_{\rm IN} \times f_{\rm SW} \times L_1}$$

Table1: Programmable Valley Current Limit


ILMT Gears	Ilmt,bot	<b>Recommended Table</b>
ILMT=Low	>8A	Pull ILMT to GND by
ILMI I –LOW	≥oA	$\leq 10 \mathrm{k}\Omega$ Resistor
ILMT=Floating	≥12A	ILMT pin floating
II MT_High	>16A	Pull ILMT to VCC by
ILMT=High	≥10A	≤10kΩ Resistor

The over current limit protection limits the inductor current but the OCP itself is one non-latch protection. When the load current is higher than the bottom FET current limit threshold by one half of the peak-topeak inductor ripple current, the output voltage starts to drop. Once the feedback voltage falls lower than the under voltage protection (UVP) threshold and continues for one UVP delay time, the device will UVP latch off. On the other hand, over temperature protection may also be triggered under an over current condition and the device will OTP latch off.

The device also features cycle-by-cycle "peak" current limit (top FET current limit). During  $t_{ON}$  time, the high-side power switch current is monitored. If the monitored current exceeds the top FET current limit, the high-side power switch is turned off, the low-side synchronous rectifier is turned on and then  $t_{ON}$  is inhibited.  $t_{ON}$  can be not inhibited any more once low-side synchronous rectifier current is lower than the bottom FET current limit value.

#### **Output Under Voltage Protection (UVP)**

If  $V_{OUT} < -60\%$  of the set point for approximately 200µs occurring when the output short circuit or the load current is heavier than the maximum current capacity, the output under voltage protection (UVP) will be triggered, and the device will latch off. Recycling EN input to re-enable the device.



#### **Output Over Voltage Protection (OVP)**

This device includes Buck output over voltage protection (OVP). If the output voltage rises above the feedback regulation level, the high-side power switch naturally remains off and different actions are adopted in different operation mode.

When operating in PFM light load mode, if the output voltage remains high, the low-side synchronous rectifier remains on until the inductor current reaches zero and the switching actions are suppressed. If the output voltage doesn't exceed over voltage protection threshold, the switching actions will be recovered once the combined feedback and ramp signals become lower than the reference voltage. If the output voltage exceeds over voltage protection threshold and lingers for one OVP delay time, the output over voltage protection (OVP) will be triggered, and the device will latch off. Recycling EN input to re-enable the device.


When operating in USM light load mode, if the output voltage remains high, the low-side synchronous rectifier forced turn on time will be longer and inductor current average value becomes more and more negative until the reverse current limit is triggered, trying to make output voltage lower. If the output voltage continues to rise and exceeds the output over voltage threshold for more than OVP delay time, the output over voltage protection (OVP) will be triggered, and the device will latch off. Recycling EN input to re-enable the device. False OVP may happen under USM light load



condition if the inductance is chosen too small and reverse current limit is triggered.


#### **Over Temperature Protection (OTP)**

Instant-PWM includes Buck over temperature protection (OTP) circuitry to prevent overheating due to excessive power dissipation. When the Buck thermal sensor detects the Buck junction temperature exceeds 150°C, the over temperature protection (OTP) will be triggered, and the device will latch off. Recycling EN input to re-enable the device after the junction temperature cools down about 15°C.



#### **Design Procedure** Feedback Resistor Selection

Choose  $R_1$  and  $R_2$  to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both  $R_1$  and  $R_2$ . A value of between  $10k\Omega$ and  $1M\Omega$  is strongly recommended for both resistors. If  $V_{SET}$  is 1.2V,  $R_1$ =100k $\Omega$  is chosen, then using following equation,  $R_2$  can be calculated to be 100k $\Omega$ .



#### **Buck Input Capacitor Selection**

Input filter capacitors are needed to reduce the ripple voltage on the input, to filter the switched current drawn from the input supply and to reduce potential EMI. When selecting an input capacitor, be sure to select a voltage rating at least 20% greater than the maximum voltage of the input supply and a temperature rating above the system requirements. X5R series ceramic capacitors are most often selected

# SY21243D3

due to their small size, low cost, surge current capability and high RMS current ratings over a wide temperature and voltage range. However, systems that are powered by a wall adapter or other long and therefore inductive cabling may be susceptible to significant inductive ringing at the input to the device. In these cases, consider adding some bulk capacitance like electrolytic, tantalum or polymer type capacitors. Using a combination of bulk capacitors (to reduce overshoot or ringing) in parallel with ceramic capacitors (to meet the RMS current requirements) is helpful in these cases.

Consider the RMS current rating of the input capacitor, paralleling additional capacitors if required to meet the calculated RMS ripple current,

$$I_{\text{CIN}_{\text{RMS}}} = I_{\text{OUT}} \times \sqrt{\mathbf{D} \times (1 - \mathbf{D})}$$
  
The worst-case condition occurs at D = 0.5, then  
$$I_{\text{CIN}_{\text{RMS},\text{MAX}}} = \frac{I_{\text{OUT}}}{2}$$

For simplification, choose an input capacitor with an RMS current rating greater than half of the maximum load current.

On the other hand, the input capacitor value determines the input voltage ripple of the converter. If there is an input voltage ripple requirement in the system, choose an appropriate input capacitor that meets the specification.

Given the very low ESR and ESL of ceramic capacitors, the input voltage ripple can be estimated by

$$V_{\text{CIN}_{\text{RIPPLE}, \text{CAP}}} = \frac{I_{\text{OUT}}}{f_{\text{SW}} \times C_{\text{IN}}} \times D \times (1\text{-}D)$$

The worst-case condition occurs at D = 0.5, then

$$V_{\text{CIN}_{\text{RIPPLE}, \text{CAP}, \text{MAX}} = \frac{I_{\text{OUT}}}{4 \times f_{\text{SW}} \times C_{\text{IN}}}$$

The capacitance value is less important than the RMS current rating. In most applications a single  $10\mu$ F X5R capacitor is sufficient. Take care to locate the ceramic input capacitor as close to the device IN and GND pin as possible.

#### **Buck Inductor Selection**

The inductor is necessary to supply constant current to the output load while being driven by the switched input voltage.

Instant-PWM operates well over a wide range of inductor values. This flexibility allows for optimization to find the best trade-off of efficiency, cost and size for a particular application. Selecting a



low inductor value will help reduce size and cost and enhance transient response, but will increase peak inductor ripple current, reducing efficiency and increasing output voltage ripple. The low DC resistance (DCR) of these low value inductors may help reduce DC losses and increase efficiency. On the other hand, higher inductor values tend to have higher DCR and will slow transient response.

A reasonable compromise between size, efficiency, and transient response can be determined by selecting a ripple current ( $\Delta I_L$ ) about 20% ~ 40% of the desired full output load current. Start calculating the approximate inductor value by selecting the input and output voltages, the operating frequency ( $f_{SW}$ ), the maximum output current ( $I_{OUT,MAX}$ ) and estimating a  $\Delta I_L$  as some percentage of that current.

$$L_{1} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times \Delta I_{L}}$$

Use this inductance value to determine the actual inductor ripple current ( $\Delta I_L$ ) and required peak current inductor current  $I_{L,PEAK}$ .

$$\Delta I_{L} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times f_{SW} \times L_{1}}$$

And  $I_{L,PEAK} = I_{OUT,MAX} + \Delta I_L/2$ Select an inductor with a saturation current and thermal rating in excess of  $I_{L,PEAK}$ .

If USM light load operation is selected, make sure the inductor value is high enough to avoid reverse current limit is been triggered just under steady state if the load current is zero.

For highest efficiency, select an inductor with a low DCR that meets the inductance, size and cost targets. Low loss ferrite materials should be considered.

#### **Buck Inductor Design Example**

Consider a typical design for a device providing  $1.2V_{OUT}$  at 8A from  $12V_{IN}$ , operating at 500kHz and using target inductor ripple current ( $\Delta I_L$ ) of 40% or 3.2A. Determine the approximate inductance value at first:

$$L_1 = \frac{1.2V \times (12V - 1.2V)}{12V \times 500 \text{kHz} \times 3.2\text{A}} = 0.675 \mu\text{H}$$

Next, select the nearest standard inductance value, in this case  $1.0\mu$ H, and calculate the resulting inductor ripple current ( $\Delta I_L$ ):

$$\Delta I_{L} = \frac{1.2V \times (12V - 1.2V)}{12V \times 500 \text{kHz} \times 1.0 \mu \text{H}} = 2.16\text{A}$$

$$\begin{split} I_{L,PEAK} &= 8A + 2.16A/2 = 9.08A \\ \text{The resulting } 2.16A \text{ ripple current is } 2.16A/8A \text{ is } \\ 27.0\%, \text{ well within the } 20\% \sim 40\% \text{ target.} \\ I_{L,PEAK,RVS} &= 2.16A/2 = 1.08A < I_{LIM,RVS} \end{split}$$

Finally, select an available inductor with a saturation current higher than the resulting  $I_{\rm L,PEAK}$  of 9.08A.

#### **Buck Output Capacitor Selection**

Instant-PWM provides excellent performance with a wide variety of output capacitor types. Ceramic and POS types are most often selected due to their small size and low cost. Total capacitance is determined by the transient response and output voltage ripple requirements of the system.

#### **Buck Output Ripple**

Output voltage ripple at the switching frequency is caused by the inductor current ripple ( $\Delta I_L$ ) on the output capacitors ESR (ESR ripple) as well as the stored charge (capacitive ripple). When considering total ripple, both should be considered.  $V_{RIPPLE,ESR} = \Delta I_L \times ESR$ 

$$V_{\text{RIPPLE,CAP}} = \frac{\Delta I_{\text{L}}}{8 \times C_{\text{OUT}} \times f_{\text{SW}}}$$

Consider a typical application with  $\Delta I_L = 2.16A$  using three 22µF ceramic capacitors, each with an ESR of ~6m $\Omega$  for parallel total of 66µF and 2m $\Omega$  ESR.  $V_{\text{NUMELESER}} = 2.16A \times 2m\Omega = 4.32mV$ 

$$V_{\text{RIPPLE, CAP}} = \frac{2.16A}{8 \times 66 \mu F \times 500 \text{kHz}} = 8.18 \text{mV}$$

Total ripple = 12.50 mV. The actual capacitive ripple may be higher than calculated value because the capacitance decreases with the voltage on the capacitor.

Using a 150 $\mu$ F 40m $\Omega$  POS cap, the above result is  $V_{\text{RIPPLE ESR}} = 2.16A \times 40m\Omega = 86.40mV$ 

$$V_{\text{RIPPLE,CAP}} = \frac{2.16A}{8 \times 150 \mu F \times 500 \text{kHz}} = 3.60 \text{mV}$$

Total ripple = 90.00mV

#### **Buck Output Transient Undershoot/Overshoot**

If very fast load transient must be supported, consider the effect of the output capacitor on the output transient undershoot and overshoot. Instant-PWM responds quickly to changing load conditions, however, some considerations must be needed, especially when using small ceramic capacitors which have low capacitance at low output voltages which results in insufficient stored energy for load transient. Output transient undershoot and overshoot have two causes: voltage changes caused by the ESR of the output capacitor and voltage changes caused by the output capacitance and inductor current slew rate.



ESR undershoot or overshoot may be calculated as  $V_{ESR} = \Delta I_{OUT} \times ESR$ . Using the ceramic capacitor example above and a fast load transient of  $\pm 4A$ ,  $V_{ESR} = \pm 4A \times 2m\Omega = \pm 8mV$ . The POS capacitor result with the same load transient,  $V_{ESR} = \pm 4A \times 40m\Omega = \pm 160mV$ .

Capacitive undershoot (load increasing) is a function of the output capacitance, the load step, the inductor value and the input-output voltage difference and the maximum duty factor. During a fast load transient, the maximum duty factor of instant-PWM is a function of  $t_{ON}$  and the minimum  $t_{OFF}$  as the control scheme is designed to rapidly ramp the inductor current by grouping together many  $t_{ON}$  pulses in this case. The maximum duty factor  $D_{MAX}$  may be calculated by

$$D_{MAX} = \frac{t_{ON}}{t_{ON} + t_{OEE MIN}}$$

Given this, the capacitive undershoot may be calculated by

$$V_{\text{UNDERSHOOT, CAP}} = -\frac{L_{1} \times \Delta I_{\text{OUT}}^{2}}{2 \times C_{\text{OUT}} \times (V_{\text{IN,MIN}} \times D_{\text{MAX}} - V_{\text{OUT}})}$$

Consider a 4A load increase using the ceramic capacitor case when  $V_{IN} = 12V$ . At  $V_{OUT} = 1.2V$ , the result is  $t_{ON} = 200ns$ ,  $t_{OFF,MIN} = 200ns$ ,  $D_{MAX} = 200 / (200 + 200) = 0.5$  and

 $V_{\text{UNDERSHOOT, CAP}} = -\frac{1.0\mu\text{H}\times(4\text{A})^2}{2\times66\mu\text{F}\times(12\text{V}\times0.5-1.2\text{V})} = -25.25\text{mV}$ Using the POS capacitor case, the above result is

 $V_{\text{UNDERSHOOT, CAP}} = -\frac{1.0\mu\text{H} \times (4\text{A})^2}{2\times 150\mu\text{F} \times (12V \times 0.5 - 1.2V)} = -11.11\text{mV}$ 

Capacitive overshoot (load decreasing) is a function of the output capacitance, the inductor value and the output voltage.

$$V_{\text{overshoot, CAP}} = \frac{L_{\text{1}} \times \Delta I_{\text{out}}^2}{2 \times C_{\text{out}} \times V_{\text{out}}}$$

Consider a 4A load decrease using the ceramic capacitor case above. At  $V_{OUT} = 1.2V$  the result is

$$V_{\text{OVERSHOOT,CAP}} = \frac{1.0\mu\text{H} \times (4\text{A})^2}{2\times 66\mu\text{F} \times 1.2\text{V}} = 101.01\text{mV}$$

Using the POS capacitor case, the above result is


$$V_{\text{overshoot,CAP}} = \frac{1.0\mu\text{H}\times(4\text{A})^2}{2\times150\mu\text{F}\times1.2\text{V}} = 44.44\text{mV}$$

Combine the ESR and capacitive undershoot and overshoot to calculate the total overshoot and undershoot for a given application.

#### Load Transient Considerations:

The SY21243D3 adopts the instant PWM architecture to achieve good stability and fast transient responses. In applications with high step

load current, adding an RC network  $R_{FF}$  and  $C_{FF}$ between the OUT pin and the FB pin may further speed up the load transient responses.  $R_{FF} = 1k\Omega$  and  $C_{FF} = 220pF$  have been shown to perform well in most applications. Increase  $C_{FF}$  will speed up the load transient response if there is no stability issue.



Note that when  $C_{OUT} > 500\mu F$  and minimum load current is low, set feed-forward values as  $R_{FF} = 1k\Omega$  and  $C_{FF} = 2.2nF$  to provide sufficient ripple to FB for small output ripple and good transient behavior.

#### Thermal Design Considerations

Maximum power dissipation depends on the thermal resistance of the IC package, the PCB layout, the surrounding airflow, and the difference between the junction and ambient temperatures. The maximum power dissipation may be calculated by:

 $P_{D,MAX} = (T_{J,MAX} - T_A) / \theta_{JA}$ 

Where,  $T_{J,MAX}$  is the maximum junction temperature,  $T_A$  is the ambient temperature, and  $\theta_{JA}$  is the junction to ambient thermal resistance.


To comply with the recommended operating conditions, the maximum junction temperature is 125°C. The junction to ambient thermal resistance  $\theta_{JA}$  is layout dependent. For the QFN2.5×2.5-16 package the thermal resistance  $\theta_{JA}$  is 33°C/W when measured on a standard Silergy 8.5cm×8.5cm size four-layer thermal test board. These standard thermal test layouts have a very large area with long 2-oz. copper traces connected to each IC pin and very large, unbroken 1-oz internal power and ground planes.

Meeting the performance of the standard thermal test board in a typical tiny evaluation board area requires wide copper traces well-connected to the IC's backside pads leading to exposed copper areas on the component side of the board as well as good thermal via from the exposed pad connecting to a wide middle-layer ground plane and, perhaps, to an exposed copper area on the board's solder side.

The maximum power dissipation at  $T_A=25^{\circ}C$  may be calculated by the following formula:  $P_{D,MAX} = (125^{\circ}C - 25^{\circ}C) / (33^{\circ}C/W) = 3W$ 



The maximum power dissipation depends on operating ambient temperature for fixed  $T_{J,MAX}$  and thermal resistance  $\theta_{JA}$ . Use the derating curve in figure below to calculate the effect of rising ambient temperature on the maximum power dissipation.



#### Layout Design

Follow these PCB layout guidelines for optimal performance and thermal dissipation.

**Input Capacitors:** Place the input capacitor very near IN and GND, minimizing the loop formed by these connections. And the input capacitor should be connected to the IN and GND by wide copper plane. A  $0.1\mu$ F input ceramic capacitor is recommended to reduce the input noise.

**Output Capacitors:** Guarantee the  $C_{OUT}$  negative sides are connected with GND pin by wide copper traces instead of vias, in order to achieve better accuracy and stability of output voltage.

**VCC Capacitor:** Place the VCC capacitor close to VCC using short, direct copper trace to one nearest device GND pin (pin 14).

**BYP Capacitor:** Place the BYP capacitor close to BYP using short, direct copper trace to one nearest device GND pin (pin 14) if bypass function is used.

**Feedback Network:** Place the feedback components  $(R_1, R_2, R_{FF} \text{ and } C_{FF})$  as close to FB pin as possible. Avoid routing the feedback line near LX, BS or other high frequency signal as it is noise sensitive. Make the feedback sampling point Kelvin connect with  $C_{OUT}$  rather than the inductor output terminal.

**LX Connection:** Keep LX area small to prevent excessive EMI, while providing wide copper traces to minimize parasitic resistance and inductance. Wide LX copper trace between pin 5 and pin 15, 16 should be adopted to improve efficiency.

**BS Capacitor:** Place the BS capacitor on the same layer as the device, keep the BS voltage path (BS, LX and  $C_{BS}$ ) as short as possible.

**Control Signals:** It is not recommended to connect control signals and IN directly. A resistor in a range of  $1k\Omega$  to  $1M\Omega$  should be used if they are pulled high by IN.

**GND Vias:** Place adequate number of vias on the GND layer around the device for better thermal performance. The exposed GND pad should be connected by a larger copper area than its size, place four GND vias on it for heat dissipation.

**PCB Board:** A four-layer layout with 2-oz copper is strongly recommended to achieve better thermal performance. The top layer and bottom layer should place power IN and GND copper plane as wide as possible. Middle1 layer should place all GND layer for conducting heat and shielding middle2 layer signal line from top layer crosstalk. Place signal lines on middle2 layer instead of the other layers, so that the other layers' GND plane not be cut apart by these signal lines.








Figure 4. PCB Layout Suggestion






### QFN2.5×2.5-16 Package Outline Drawing






### **Taping & Reel Specification**

### 1. QFN2.5×2.5 taping orientation



2. Carrier Tape & Reel specification for packages



Package	Tape width	Pocket	Reel size	Trailer	Leader length	Qty per
types	(mm)	pitch(mm)	(Inch)	length(mm)	(mm)	reel
QFN2.5×2.5	8	4	7''	400	160	3000

### 3. Others: NA



# **Revision History**

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
Jan.22, 2021	Revision 0.9A	1. Add (IN-LX) voltage in Absolute Maximum Ratings;
		2. Add "A $0.1\mu$ F input ceramic capacitor is recommended to reduce the input noise." in the pin description and the layout design;
		3. Update in Table1 (page12):
		Change "Pull ILMT to GNG by $0\sim 20k\Omega$ " to "Pull ILMT to GND by $\leq 10k\Omega$ Resistor" (ILMT=Low);
		Change "Pull ILMT to VCC by $0\sim150k\Omega$ " to "Pull ILMT to VCC by $\leq10k\Omega$ Resistor" (ILMT=High).
Jul.24, 2020	Revision 0.9	Initial Release



#### **IMPORTANT NOTICE**

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. Limited warranty and liability. Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. No offer to sell or license. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2020 Silergy Corp.

All Rights Reserved.