

3A, Single Cell Li-Ion DC/DC Switching Charger with I²C Control, USB Detection and OTG, JEITA Compliant, Power Path Management

General Description

The SY20743/B/C is a fully-integrated switching battery charger with system power path management device for single cell Li-Ion and Li-polymer batteries in a wide range of tablets and other portable devices. The low on-resistance of the main switch, synchronous rectifier switches and BATFET helps improving the switching conversion efficiency, shortening the charge cycle, and prolonging the battery life. The integrated I²C serial interface enables the host to configure the device for different applications.

The device supports a wide range of input sources, including standard USB host ports, USB charging ports and USB compliant adjustable high voltage adapters. The SY20743/C takes the result from a detection circuit in the system, such as a USB PHY device, while the SY20743B takes the detection result from the internal USB port identification circuit thru DP/DM to enable BC1.2 compliance. The SY20743/B/C is compliant with USB 2.0 and USB 3.0 power specification with input current and voltage regulation. The SY20743/B/C meets the USB On-the-go operation power rating specification by supplying 5.15V (programmable) on BUS rail with a programmable current limit of up to 1.2A.

The integrated power path management provides the system power supply and regulates the system voltage above 3.5V minimum system voltage (programmable) with high priority, even when battery voltage is low. This architecture allows automatically reducing the charging current when the system load demands more current. Furthermore, if the system load demand still cannot be met, the power path control logic enables the BATFET to enter supplement mode, where the battery and the adapter are supplying power to the system at the same time.

The SY20743/B/C can automatically start and complete a fully charging cycle in default mode without host control. The whole charging cycle includes three phases: pre-charge, constant current charge and constant voltage charge. The device automatically terminates the charge when the charge current is below the preset termination current while in constant voltage phase. Furthermore, when battery voltage goes below the recharge threshold, it will automatically start another charging cycle. The SY20743/B/C is compliant with JEITA specification for Li-Ion batteries.

The following safety protection features are integrated: overvoltage and over-current protections, battery temperature sensing, and charging safety timer. The device also integrates a thermal regulation loop, and thermal shutdown comparator to prevent overheating.

The charging status and fault conditions are reported in the CHRG_STAT register, and the INT output will trigger to notify the host when any fault occurs. The input source status is reported using the PG_STAT register and the /PG output (SY20743/C).

The SY20743/B/C is available in QFN4×4-24 package.

Features


- High Efficiency 3A 1.5MHz Buck Mode Charger
 - 3.9V-13.5V Input Voltage Range
 - Programmable IDPM/VDPM thresholds
 - Supports USB SDP/DCP/CDP and Non-Standard Adapter Detection (SY20743B)
 - 3.856-4.624V Adjustable Charge Voltage
 - Supports Narrow VDC Power Path Management
 - JEITA Compliant
 - ±0.5% Charge Voltage Regulation
 - Charge Status Outputs for LEDs or Host Processor
- 1.2A 1.5MHz Boost OTG
 - 4.85-5.3V Adjustable OTG Output Voltage
 - Selectable OTG Output Current Limit
 - ±1.5% Output Regulation in Boost Mode
 - Soft-Start supports up to 500µF Capacitive Load
 - Constant Current (CC) Limit
- Power path control to support Shipping Mode, Wake Up, and System Reset
- Safety
 - Battery temperature sense for charge and boost mode
 - Battery charging safety timer
 - Thermal regulation and thermal shutdown
 - Input/System over-voltage protection
 - MOSFET over-current protection
- Low Battery Leakage Current and Support Shipping Mode

Applications

- Smartphones
- Tablets
- Power banks
- Battery operated internet devices.

DS_SY20743/B/C Rev.1.0 © 2022 Silergy Corp.











Figure 2. Efficiency vs. Charge Current

Ordering Information

Ordering Part Number	Package type	Top Mark
SY20743QCQ		CUExyz
SY20743BQCQ	QFN 4×4-24 RoHS Compliant and Halogen Free	DDN xyz
SY20743CQCQ		DLM xyz


 $x=year\ code,\ y=week\ code,\ z=lot\ number\ code$

Pinout (top view)



Device Comparison Table

	SY20743	SY20743B	SY20743C
OVP default	6.5V	6.5V	14V
USB detection	PSEL	DP/DM	PSEL
Status output	STAT, /PG	STAT	STAT, /PG





Pin Name	Pin No	Pin Description
VAC	1	Charge input voltage sense. This pin must be connected close to BUS pin
PSEL(SY20743/C)	2	Power source selection input. High indicates a USB host source and Low indicates an adapter source. In default mode, set 500mA input current limit by pulling this pin high and set 2.4A input current limit by pulling this pin low.
/PG(SY20743/C)	3	Open drain active low power good indicator. Connect to the pull up rail via $10k\Omega$ resistor. Low indicates a good input source.
DP(SY20743B)	2	USB identification port. USB detection strategy is compliant with BC1.2. SDP, CDP, DCP
DM(SY20743B)	3	and adapter port can be identified according to the detection results thru DP/DM pins.
STAT	4	Open drain charge status output to indicate various charger operation. Connect to the pull up rail via $10k\Omega$ resistor. Low indicates charge in progress. A high level indicates charge complete or charge disabled. When any charge fault condition occurs, STAT pin will blink at 1Hz. The STAT pin function can be disabled when STAT_DIS bit is set.
SCL	5	I ² C Interface clock. Connect SCL to the logic rail through a 10kΩ resistor.
SDA	6	I ² C Interface data. Connect SDA to the logic rail through a 10 kΩ resistor.
/INT	7	Open-drain interrupt output. Connect the /INT to a logic rail via 10kΩ resistor. The /INT pin sends active low, 256μs pulse to host to report charger device status and fault.
NC	8, 10	No connect.
/CE	9	Active low charge enable pin. Battery charging will be enabled when REG01[4] =1 and /CE pin =Low. /CE pin must be pulled high or low.
NTC	11	Temperature sense input. Connect a resistor divider from REGN to NTC to GND to achieve battery thermal protection. Charge will suspend when the NTC pin is out of range. Recommend NTC: 103AT-2 thermistor.
/QON	12	BATFET enable control in shipping mode and BATFET reset function. When BATFET is in shipping mode, logic high to low transition on this pin with a minimum of T _{QON_LOW} low level will turn on BATFET to exit shipping mode. This pin is internally pulled up to default high logic. When BUS is not plugged in and BATFET_DIS=0, a logic low of T _{QON_RST} will reset SYS (system power) by turning BATFET off for T _{BATFET_RST} and then re-enable BATFET.
BAT	13,14	Battery connection point to the positive terminal of the battery pack. The internal BATFET is connected between BAT and SYS. Connect a 10μF close to the BAT pin.
SYS	15,16	System connection point. The internal BATFET is connected between BAT and SYS. Power path management keeps SYS above the minimum system setting, Connect a 20µF ceramic capacitor close to the BAT pin.
PGND	17,18	Power ground connection node. Connect directly to the ground connection for the input and output capacitors of the charger.
LX	19,20	Switching node pin. Connect to external inductor.
BST	21	HSFET driver positive supply. Connect a 47nF bootstrap capacitor from LX to BST.
REGN	22	LSFET driver positive supply. Connect a 4.7µF ceramic capacitor from REGN to analog GND. The capacitor should be placed close to the IC. REGN also serves as bias rail for the external thermistor.
PMID	23	Place at least 10μF ceramic capacitor on PMID to PGND, and place it as close as possible to IC.
BUS	24	Charger power input pin. Place a 1µF ceramic capacitor from BUS to PGND, and place it as close as possible to IC.
Exposed pad	-	Exposed pad used for heat dissipation. Always connect this pad to the GND plane using multiple vias.



Block Diagram




Figure 3. Block Diagram

Absolute Maximum Ratings (1)	Min	Max	Unit
BUS, VAC, PMID, LX	-0.3	18	V
BAT, SYS, REGN, PSEL, /PG, DP, DM, STAT, SCL, SDA, /INT, /CE, NTC, /QON, BST-LX	-0.3	6	V
Junction Temperature Range	-40	150	
Operating Temperature Range	-40	150	°C
Storage Temperature	-65	150	

Thermal Information (2)	Min	Max	Unit
θ_{JA} Junction-to-ambient Thermal Resistance		27.5	°C/W
θ _{JC} Junction-to-case Thermal Resistance		18	C/W

ESD Susceptibility (3)	Min	Max	Unit
HBM (Human Body Mode)		2000	V
CDM (Charged Device Mode)		200	v

Recommended Operating Conditions (4)	Min	Max	Unit
BUS, VAC, PMID, LX	0	16	V
BAT, SYS, REGN, PSEL, /PG, DP, DM, STAT, SCL, SDA, /INT, /CE, NTC, /QON, BST-LX	0	5.5	V
Junction Temperature Range	-40	125	°C
Ambient Temperature Range	-40	85	C

Electrical Characteristics (V_{BUS_UVLOZ}<V_{BUS}<V_{ACOV} and V_{BUS}>V_{BAT}+V_{SLEEPZ}, T_A=25°C)



Parameter	Syml	ool Test Conditions	Min	Тур	Max	Unit
Quiescent Currents						
		V _{BUS} <v<sub>BUS_UVLOZ, V_{BAT}=4.5 V, leakage between BAT and BUS</v<sub>			5	μA
Battery Discharge Current (BAT)	I_{BAT}	V _{BAT} =4.5 V, High-Z Mode, no BUS, BATFET disabled		15	25	μA
		V _{BAT} =4.5 V, High-Z Mode, no BUS, BATFET enabled		40	55	μA
Input Supply Current in High-Z Mode	I _{BUS HIZ}	V _{BUS} =5V, no battery, High-Z mode enabled		20	35	μA
input Suppry Current in Figure 2 Mode	IBUS_IIIZ	V _{BUS} =12V, no battery, High-Z mode enabled		25	50	μA
Input Supply Current (BUS)	$I_{ m BUS}$	V _{BUS} >V _{BUS} _UVLOZ, V _{BUS} >V _{BAT} , converter not switching		1.5	3	mA
	-500	V _{BUS} > V _{BUS} _ _{UVLOZ} , V _{BUS} >V _{BAT} , converter switching, V _{BAT} =3.8V, I _{SYS} =0A		3		mA
Battery Discharge Current in Boost Mode	I _{OTGBOOST}	V _{BAT} =4.2V, Boost mode, I _{BUS} =0A, converter switching		3.5		mA
BUS/BAT Power up	T			ı	10.5	
BUS Operating Range	V _{BUS_OP}	District and the state of the s	3.9	2.2	13.5	V
BUS for Active IC and I ² C, no Battery	V _{BUS_UVLOZ}	Rising value to active I ² C Falling value		3.3 2.9	3.5 3.25	V
Sleep Mode Falling Threshold	V _{SLEEP}	V _{BUS} falling, V _{BUS} -V _{BAT}	25	65	120	mV
Sleep Mode Rising Threshold	V _{SLEEPZ}	V _{BUS} rising, V _{BUS} -V _{BAT}	170	250	300	mV
BUS over-Voltage Rising Threshold	V _{ACOV}	V _{BUS} rising, REG06[7:6] =00	5.7	5.9	6.1	V
BUS over-Voltage Recovery Threshold	V _{ACOV_RC}	V _{BUS} falling, REG06[7:6] =00	5.5	5.7	5.9	V
BUS over-Voltage Rising Threshold	V _{ACOV}	V _{BUS} rising, REG06[7:6] =11	13.8	14.1	14.4	V
BUS over-Voltage Recovery Threshold	V _{ACOV_RC}	V _{BUS} falling, REG06[7:6] =11	13.5	13.8	14.1	V
Battery for Active I ² C, no BUS	V _{BAT_UVLOZ}	V _{BAT} rising value to active I ² C		2.1	2.3	V
-		V _{BAT} falling		1.8	2.0	V
Battery Depletion Threshold	V _{BAT_DPL}	V _{BAT} falling	2.15	2.3	2.5	V
Battery Depletion Recovery Threshold	V _{BAT_DPLZ}	V _{BAT} rising	2.3	2.55	2.7	V
Bad Adapter Detection Threshold	V _{BUSMIN}	V _{BUS} falling	3.6	3.7	3.8	V
Bad Adapter Detection Hysteresis	V _{BUSMIN_HYST}	V _{BUS} rising		100		mV
Bad Adapter Detection Current Source	I _{BADSRC}			30		mA
Bad Source Detection Duration	tbadsrc			30		ms
Power Path Management	V _{SYS_MAX}	I _{SYS} = 0A, V _{BAT} >V _{SYSMIN} , BATFET off,	4.35	4.4	4.43	V
System Regulation Voltage	Vsys min	V _{BAT} up to 4.35V, V _{SYS} =V _{BAT} +50mV I _{SYS} =0A, V _{BAT} <v<sub>SYSMIN=3.5V, BATFET</v<sub>	3.55	3.65	3.75	V
Internal High-side Reverse Blocking	R _{ON(RBFET)}	off, V _{SYS} =V _{BAT} +150mV		45		mΩ
MOSFET on Resistance Internal High-side Switching MOSFET on Resistance between PMID and LX	Ron(hsfet)			60		mΩ
Internal low-side Switching MOSFET on Resistance between LX and PGND	R _{ON(LSFET)}			60		mΩ
BATFET Forward Voltage in Supplement Mode	V _{FWD}	BAT discharge current 10mA		30		mV
Battery Charger						
Charge Voltage Regulation Accuracy	V _{BAT_REG_ACC}	V _{BAT_REG} = 4.208V and 4.352V	-0.5%		0.5%	
Fast Charge Current Regulation Accuracy	Iichg_reg_acc	V _{BAT} =3.8V, I _{CHG} =0.72A or 1.38A	-5.5%		5.5%	
Battery LOWV Falling Threshold	V _{BATLOWV}	Fast charge to pre-charge, VBAT falling	2.6	2.8	2.9	V

Electrical Characteristics (V_{BUS_UVLOZ}<V_{BUS}<V_{ACOV} and V_{BUS}>V_{BAT}+V_{SLEEPZ}, T_A=25°C)



SILERGY						
Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Battery LOWV Rising Threshold	V _{BATLOWV_HYST}	Pre-charge to fast charge, VBAT rising	2.8	3.0	3.1	V
Precharge Current Regulation Accuracy	IPRECHG_ACC	$V_{BAT} = 2.6V$, $I_{CHG} = 180mA$	-15%		20%	
Termination Current Accuracy	Iterm_acc	I _{TERM} =180mA, I _{CHG_REG} >780mA I _{TERM} =60mA, I _{CHG REG} ≤780mA	-20% -35%		20% 35%	
Battery Short Voltage	V _{SHORT}	V _{BAT} falling	1.9	2.0	2.1	V
Battery Short Voltage Hysteresis	V SHORT VSHORT_HYST		1.9	200	2.1	mV
Battery Short Current	I _{SHORT}	V _{BAT} rising V _{BAT} <2.2V	55	100	125	
•	ISHORT	$V_{BAT} < 2.2 V$ V_{BAT} falling, REG04[0] = 0	75	100	145	mA mV
Recharge Threshold Below $V_{\text{BAT_REG}}$	V_{RECHG}	V_{BAT} falling, REG04[0] = 0 V_{BAT} falling, REG04[0] = 1	160	200	250	mV
SYS-BAT MOSFET on Resistance	Ron_batfet			17		mΩ
Input Voltage/Current Regulation						
Absolute Input Voltage Regulation Accuracy	V _{INDPM_REG_ACC}	set absolute VINDPM=4.5V	-1.5%		1.5%	
Input Current Limit Range	I _{INDPM_RANGE}		100		3200	mA
	-INDI M_RAINGE	USB 100mA	80		100	
USB Input Current Regulation Limit,	I _{USB DPM}	USB 500mA	440		500	mA
BUS=5V, Current Drawn from LX	103B_DI W	USB 900mA	750		900	11111
Input Current Regulation Accuracy	I _{ADPT_DPM}	I ² C Set input current limit above 900mA	-15%	-7%	0%	
BAT over-Voltage Protection	TADPT_DPM	Te Set input current innit above 900mA	-13/0	-7/0	0 /0	<u> </u>
Battery over-Voltage Threshold	V _{BATOVP}	V _{BAT} rising, as percentage of V _{BAT_REG}	103%	104%	105%	
Battery over-Voltage Hysteresis		VBAT fishing, as percentage of VBAT_REG VBAT falling, as percentage of VBAT_REG	103%	2%	103%	
BAT Discharge over-Current Protect	V _{BATOVP_HYST}	VBAT failing, as percentage of VBAT_REG		2%		<u> </u>
	ion		1	l	1	Ī
BATFET Discharge over-Current	IBATFET_OCP		7.5	10	12.5	Α
Threshold						<u> </u>
Thermal Regulation and Thermal Shu	ltaown		1	1		1
Junction Temperature Regulation	T _{Junction_REG}	REG05[1] =1		110		°C
Accuracy						
Thermal Shutdown Rising	T _{TSD}	Temperature increasing		160		°C
Temperature	T.	1 0		20		0.0
Thermal Shutdown Hysteresis	T _{TSD_HYS}			30		°C
JEITA Thermistor Comparator	1	T 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7 7	1	ı	1	T
T1(0°C) Threshold, Charge Suspended Below this Temp	V_{T1}	V _{NTC} rising, as percentage to V _{REGN} , JEITA_ISET=0	72.75	73.25	73.75	%
Charge back to I _{CHG} /2 and V _{REG} above this Temp	V _{T1_HYS}	Hysteresis, V _{NTC} falling, JEITA_ISET=0		1.25		%
T2(10°C) Threshold, Charge back to	V_{T2}	V _{NTC} rising, as percentage to V _{REGN} ,	67.75	68.25	68.75	%
I _{CHG} /2 and V _{REG} below this Temp Charge back to I _{CHG} and V _{REG} above	V _{T2} HYS	JEITA_ISET=0 Hysteresis, V _{NTC} falling, JEITA_ISET=0		1.25		%
this Temp	V 12_H1S			1.23		/0
T3(45°C) Threshold, Charge back to I _{CHG} and 4.05V above this Temp	V_{T3}	V _{NTC} falling, as percentage to V _{REGN} , JEITA_VSET=0	44.25	44.75	45.25	%
Charge back to I _{CHG} and V _{REG} below this Temp	V _{T3_HYS}	Hysteresis, V _{NTC} rising, JEITA_VSET=0		1.2		%
T4(60°C) Threshold, Charge Suspended above this Temp	V_{T4}	V _{NTC} falling, as percentage to V _{REGN} , JEITA_VSET=0	33.7	34.2	34.7	%
Charge back to I _{CHG} and 4.05V below	V _{T4_HYS}	Hysteresis, V _{NTC} rising, JEITA_VSET=0		1.2		%
this Temp	. 14_1113	11,00010010, THICHOME, JUNIA TOUT -0		1.2		/0
Boost Mode Thermistor Comparator	1			,	•	,
Cold Temperature (-20°C) Threshold 1, NTC pin Voltage Rising Threshold	V _{BCOLD}	As Percentage to V _{REGN}	79.5	80	80.5	%
Falling Hysteresis	V _{BCOLD_HYS}			1.25		%
Hot Temperature (65°C) Threshold 2, NTC pin Voltage Falling Threshold	V _{BHOT}	As Percentage to V _{REGN}	30.6	31.1	31.6	%
Rising Hysteresis	V _{BHOT_HYS}			3		%
Buck Mode Operations	A RHOL HAS		1		<u> </u>	70
	Ivarron		1	6	<u> </u>	Α.
HSFET Cycle-by-cycle Current Limit	IHSFET_OCP		1200	1500	1700	A
PWM Switching Frequency	F _{SW}		1300	1500	1700	kHz
Electrical Characteristics (V	BUS_UVLOZ <v< td=""><td>$_{BUS}$<V_{ACOV} and V_{BUS}>V_{BAT}+V_{SLEEP}</td><td>z, $T_A=2$</td><td>5°C)</td><td></td><td></td></v<>	$_{BUS}$ < V_{ACOV} and V_{BUS} > V_{BAT} + V_{SLEEP}	z , $T_A=2$	5°C)		
Parameter Symbol	Test Condition	s Min Typ	M	ax	Un	iit



Boost Mode Operations						
PWM Switching Frequency	Fsw_boost	V _{BAT} =3.2V, V _{BUS} =5V, I _{BUS} =1A	1300	1500	1700	kHz
OTG Output Voltage Range	Votg_reg	I _{BUS} =0A	4.85		5.3	V
OTG Output Voltage Accuracy	Votg_reg_acc	I _{BUS} =0A	-1.5%		1.5%	
Battery Voltage Exiting Boost Mode	V _{OTG_BAT}	$REG01[0]$) = 0, V_{BAT} falling	2.6	2.8	2.9	V
Battery Voltage Entering Boost Mode	Votg_bat_hyst	$REG01[0]$) = 0, V_{BAT} rising	2.7	2.9	3.0	V
Battery Voltage Exiting Boost Mode	V _{OTG_BAT}	REG01[0]) = 1, VBAT falling	2.4	2.5	2.6	V
Battery Voltage Entering Boost Mode	Votg_bat_hyst	REG01[0]) = 1, VBAT rising	2.55	2.65	2.75	V
OTG Mode Output Constant Current	T	BOOST_LIM=0.5A	0.55		0.75	A
Limit	Iotg	BOOST_LIM=1.2A	1.25		1.65	A
OTG over-Voltage Threshold	V _{OTG_OVP}	BUS rising edge	5.7	5.85	6	V
OTG over-Voltage Threshold	VOTG OVP HYS	BUS falling edge		250		mV
Hysteresis	V OTG_OVP_HYS	BOS faming edge		230		111 V
REGN LDO						
REGN LDO Output Voltage	V _{REGN}	$V_{BUS} = 10V$, $I_{REGN} = 40mA$		5		V
REGN LDO Output Voltage	V REGN	$V_{BUS} = 5V$, $I_{REGN} = 20mA$		4.8		V
REGN LDO Current Limit	I _{REGN}	$V_{BUS} = 5V$, $V_{REGN} = 3.8V$	50			mA
/QON Timing						
/QON Low Time to Turn on BATFET	T _{QON_LOW}		0.9	1.1	1.3	S
and Exit Ship Mode	TQON_LOW					3
/QON Low Time to Reset BATFET	T _{QON_RST}		8	10	12	S
Reset Duration (BATFET off Time)	TBATFET_RST		0.25	0.35	0.45	S
Enter Ship Mode Delay	tsm_dly	BATFET_DIS=1, BATFET_DLY=1	10	13	15	S
Logic I/O Pin Characteristics (/CE, Ps		/INT)				
Input Low Threshold	V _{ILOW}				0.4	V
Input High Threshold	V _{IHGH}		1.3			V
Output Low Saturation Voltage	V _{OUT_LOW}				0.4	V
Internal /QON Pull up	R _{QON}			220		kΩ
I ² C Interface (SDA, SCL)						
Input High Threshold Level	$V_{ m IH}$		1.3			V
Input Low Threshold Level	$V_{ m IL}$				0.4	V
Output Low Threshold Level	V_{OL}				0.4	V
SCL Clock Frequency	f _{SCL}				400	kHz
Digital Clock and Watchdog Timer						
Watchdog Timeout	twdt	REGN LDO disabled, REG05[5:4] =11	112	160	208	S
watehdog Hilleout	LWDT	REGN LDO enabled, REG05[5:4] =11	136	160	184	S

Note 1: Stresses listed as the above "Absolute Maximum Ratings" may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.

Note 2: θ_{JA} is measured in the natural convection at $T_A = 25^{\circ}C$ on a low effective four-layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard.


Note 3: The device is not guaranteed to function outside its operating conditions.


Note 4: Production testing is performed at 25°C; limits at -40°C to +125°C are guaranteed by design, test or statistical correlation.





Typical Performance Characteristics


T_A=25°C, V_{BUS}=5V, 1cell battery, unless otherwise specified.


















Adapter Plug-in in Default Mode $(V_{BAT}=3.1V)$




Time (100ms/div)

CV Mode Steady State (V_{BAT}=4.2V)




Time (400ns/div)

CV Mode Steady State (V_{BAT}=3.7V)




Time (400ns/div)

Charge Enable to Disable (I_{SYS}=15mA)




Time (800µs/div)

Boost Mode Steady State



Boost Mode Load Transient



Time (4ms/div)





I²C Registers

Address: 6BH **REG00**

BIT	Name	POR	Description
7	EN_HIZ	0	Enable HIZ Mode:
			0-Disable (Default), 1-Enable
6:5	STAT_DIS [1:0]	00	Enable STAT pin function:
			00 - Enable STAT pin function (Default)
			01 – Reserved
			10 – Reserved
			11 - Disable STAT pin function(float)
4:0	IINLIM [4:0]	00100	Input current limit:
			(Actual input current limit by PSEL(SY20743/C) or DP/DM(SY20743B) detection in default mode, and by this register in host mode)
			IINLIM=100mA+100mA*[IINLIM]
			Range:100mA (00000)-3.2A (11111)
			00000=100mA
			00001=200mA
			00100=500mA (Default)
			11111=3.2A
			IINLIM will be changed after input detection is completed.
			SY20743/C:
			(PSEL=High) 500mA
			(PSEL=Low) 2.4A
			SY20743B:
			USB Host SDP=500mA
			USB CDP=1.5A
			USB DCP=2.4A
			Host can over-write IINDPM register bits after input source detection is completed.

BIT	Name	POR	Description
7	PFM _DIS	0	PFM mode Disable:
			0- Enable PFM(Default)
			1- Disable PFM
6	WD_RST	0	I ² C Watchdog Timer Reset:
			0-Normal (Default)
			1-Reset
			Back to 0 after watchdog timer reset.
5	OTG_CONFIG	0	OTG Mode Configuration:
			0-OTG Disable (Default)
			1-OTG Enable
			Note: OTG_CONFIG would over-ride Charge Enable Function in CHG-CONFIG



4	CHG_CONFIG	1	Charge Enable Configuration:
			0-Charge Disable
			1-Charge Enable (Default)
3:1	SYS_MIN [2:0]	101	Minimum System Voltage Limit:
			Range:2.6V-3.7V
			000=2.6V
			001=2.8V
			010=3.0V
			011=3.2V
			100=3.4V
			101=3.5V(Default)
			110=3.6V
			111=3.7V
0	OTG_BAT	0	0 – 2.8 V BAT falling (Default)
			1 – 2.5 V BAT falling

REG02

BIT	Name	POR	Description
7	BOOST_LIM	1	Boost Mode Current minimum limit:
			0 = 0.5 A
			1 = 1.2 A(Default)
6	Q1_FULLON	0	RBFET full on for better efficiency in Buck mode:
			0 – Use higher Q1 $R_{DS(ON)}$ when programmed IINDPM ≤ 700 mA
			(better accuracy)
			1 – Use lower Q1 R _{DS(ON)} always (better efficiency)
5:0	ICHG [5:0]	10001	Fast Charge Current Limit:
		0	ICHG=[ICHG]*60mA
			Range:0mA (000000)-3000mA (110010)
			000000=0mA (Disable Charge)
			000001=60mA
			100010=2040mA (Default)
			110010~111111=3000mA

BIT	Name	POR	Description
7:4	IPRECHG [3:0]	0010	Pre-charge Current Limit:
			IPRECHG=60mA+[IPRECHG]*60mA
			Range:60mA-780mA
			0000=60mA
			0010=180mA (Default)
			1100~1111=780mA
3:0	ITERM [3:0]	0010	Termination Current Limit:
			ITERM=60mA+[ITERM]*60mA
			Range:60mA-960mA
			0000=60mA



	0010=180mA (Default)
	 1100=780mA
	 1111=960mA

REG04

BIT	Name	POR	Description
7:3	VREG [4:0]	01011	Charge Voltage Limit:
			VREG=3.856V+[VREG]*32mV
			Range: 3.856V-4.624V (11000)
			00000=3.856V
			00001=3.888V
			01011=4.208V(Default)
			11000~11111=4.624V
			Special Value:
			(01111): 4.352 V
2:1	TOPOFF_TIME	00	The extended charging time after termination enabled and
	R [1:0]		satisfied:
			00 – Disabled (Default)
			01 – 15 minutes
			10-30 minutes
			11 – 45 minutes
0	VRECHG	0	Battery Recharge Threshold Offset:
			0-100mV (Default)
			1-200mV

BIT	Name	POR	Description
7	EN_TERM	1	Charging Termination Enable:
			0-Disable
			1-Enable (Default)
6	Reserved	0	Reserved
5:4	WATCHDOG	01	I ² C Watchdog Timer Setting:
	[1:0]		00-Disable timer
			01-40s(Default)
			10-80s
			11-160s
3	EN_TIMER	1	Charging Safety Timer Enable:
			0-Disable
			1-Enable (Default)
2	CHG_TIMER	1	Fast Charge Timer Setting:
			0-5 hours
			1-10 hours (Default)
1	TREG	1	Thermal Regulation Threshold:
			0-90°C
			1-110°C(Default)
0	JEITA_ISET	1	JEITA Low Temperature Current Setting



(0°C-10°C)	Percentage with respect to ICHG register REG02[5:0]
	0-50%
	1-20%(Default)

REG06

BIT	Name	POR	Description
7:6	OVP [1:0]	01	ACOV threshold:
			00 - 5.5 V
			01 – 6.5 V (5-V input) (SY20743/B Default)
			10 – 10.5 V (9-V input)
			11 – 14 V (12-V input) (SY20743C Default)
5:4	BOOSTV [1:0]	10	Boost Regulation Voltage:
			BOOSTV=4.85V+[BOOSTV]*0.15V
			Range: 4.85V-5.3V
			00=4.85V
			01=5.00V
			10=5.15V(Default)
			11=5.30V
3:0	VINDPM [3:0]	0110	Absolute VINDPM Threshold:
			VINDPM=3.9V+[VINDPM]*100mV
			Range:3.9V (0000)-5.4V (1111)
			0000=3.9V
			0001=4.0V
			0110=4.5V(Default)
			1111=5.4V

BIT	Name	POR	Description
7	FORCE_INDET	0	Force Start Input Current Limit:
			0-Do not force (Default)
			1-Force
			Returns to 0 after input detection is complete.
6	TMR2X_EN	1	Safety Timer Setting during Input DPM and Thermal
			Regulation and JEITA cool:
			0-Safety timer not slowed by 2X during input DPM or thermal
			regulation or JEITA cool.
			1-Safety timer slowed by 2X during input DPM or thermal
			regulation or JEITA cool. (Default)
5	BATFET_DIS	0	Force BATFET Off:
			0-Allow Q4 turn-on (Default)
			1-Turn off Q4 with t _{SM_DLY} delay time or immediately (REG07[3]
4	JEITA_VSET	0	JEITA High Temperature Voltage Setting:
	(45°C-60°C)		0-VREG 4.05V (max.) (Default)
			1-VREG
3	BATFET_DLY	1	BATFET turn off delay control:
			0-Turn off BATFET immediately when BATFET_DIS is set.
			1-Turn off BATFET with the delay t _{SM_DLY} when BATFET_DIS is
			set. (Default)



2	BATFET_RST_	1	BATFET Reset Enable:
	EN		0-Disable BATFET reset function
			1-Enable BATFET reset function (Default)
1:0	VDPM_BAT_T	00	Limit VINDPM to above BAT voltage.
	RACK [1:0]		00 - Disable function (VINDPM set by register) (Default)
			01 - VBAT + 200mV
			10 - VBAT + 250mV
			11 - VBAT + 300mV
			When this bit enabled, Actual VINDPM is higher of register value
			and VBAT + VDPM_BAT_TRACK

REG08(Read only)

BIT	Name	POR	Description
7:5	BUS_STAT	NA	BUS Status register:
	[2:0]		SY20743/C:
			000: No input
			001: USB Host SDP
			011: Adapter (2.4A)
			111: OTG
			SY20743B:
			000: No input
			001: USB Host SDP: (500mA)
			010: USB CDP: (1.5A)
			011: USB DCP (2.4 A)
			101: Unknown Adapter (500mA)
			110: Non-Standard Adapter (1A/2A/2.1A/2.4A)
			111: OTG
			Note: Software current limit is reported in IINLIM register.
4:3	CHRG_STAT	NA	Charging status:
	[1:0]		00-Not Charging
			01-Pre-charge ($V_{BAT} < V_{BATLOWV}$)
			10-Fast Charging
			11-Charge Termination Done
2	PG_STAT	NA	Power Good Status:
			0-Not Power Good
			1-Power Good
1	THERM_STAT	NA	Thermal Regulation Status:
			0-Not in thermal regulation
			1- In thermal regulation
0	VSYS_STAT	NA	VSYS Regulation Status:
			0-Not in SYSMIN regulation (V _{BAT} >V _{SYSMIN})
			1-In SYSMIN regulation (V _{BAT} <v<sub>SYSMIN)</v<sub>

REG09(Read only)

BIT	Name	POR	Description
7	WATCHDOG_F AULT	NA	Watchdog Fault status: 0-Normal 1-Watchdog timer expiration
6	BOOST_FAUL T	NA	Boost Mode Fault Status: 0-Normal



			1-BUS overloaded in OTG, or BUS OVP, or battery is too low		
5:4	CHRG_FAULT	NA	Charge Mode Fault Status:		
	[1:0]		00-Normal		
			01-Input fault (BUS OVP or V _{BAT} <v<sub>BUS<3.8V)</v<sub>		
			10-Thermal shutdown		
			11-Charge Safety Timer Expiration		
3	BAT_FAULT	NA	Battery Fault Status:		
			0-Normal		
			1-BATOVP		
2:0	NTC_FAULT	NA	NTC Fault Status:		
	[2:0]		Buck Mode:		
			000-Normal		
			010-NTC Warm		
			011-NTC Cool		
			101-NTC Cold		
			110-NTC Hot		
			Boost Mode:		
			000-NTC Normal		
			101-NTC Cold		
			110-NTC Hot		

REG0A

BIT	Name	POR	Description	
7	BUS_GD	NA	BUS GOOD Status:	
			0-No BUS attached	
			1-BUS attached	
6	VDPM_STAT	NA	VINDPM Status:	
			0-Not in VINDPM	
			1-In VINDPM	
5	IDPM_STAT	NA	IINDPM Status:	
			0-Not in IINDPM	
			1-In IINDPM	
4	Reserved	NA		
3	TOPOFF_ACTI	NA	Top-off Timer Status:	
	VE		0 – Top off timer not counting.	
			1 – Top off timer counting	
2	ACOV_STAT	NA	BUSOVP Status in buck mode:	
			0-Normal	
			1-ACOV	
1	VINDPM_INT_	0	Mask INT when VINDPM:	
	MASK		0 - Allow VINDPM INT pulse	
			1 - Mask VINDPM INT pulse	
0	IINDPM_INT_	0	Mask INT when IINDPM:	
	MASK		0 - Allow IINDPM INT pulse	
			1 - Mask IINDPM INT pulse	

REG0B

BIT	Name	POR	Description	
7	REG_RST	0	Register Reset:	
			0-Keep current register setting (Default)	



			1-Reset to default register value and reset safety timer Reset to 0 after register reset is completed	
6:3	PN [3:0]	NA	Device Configuration: SY20743/C: 1001 SY20743B: 1000	
2	Reserved	0	Reserved	
1:0	DEV_REV [1:0]	NA	00	





Detailed Description

The SY20743/B/C is a fully-integrated switching battery charger with system power path management for single cell Li-Ion and Li-polymer batteries, which can be used in a wide range of battery powered devices. It integrates the input reverse-blocking FET (RBFET, Q1), high-side switching FET (HSFET, Q2), low-side switching FET (LSFET, Q3), BATFET (Q4) between the system and the battery to support charging the battery and supplying the system voltage automatically, during different load conditions. The extremely low $R_{\rm DSON}$ for the power MOSFETs enables very high conversion efficiency for up to 3A of charging current. The device also integrates the bootstrap diode for the high-side gate driver.

Power-On-Reset (POR)

The internal bias circuits are powered by the highest of VBUS and VBAT. When VBUS rises above V_{BUS_UVLO} or VBAT rises above V_{BAT_UVLO} , the device is activated and the internal sleep comparator, battery depletion comparator and BATFET driver are active. The I^2C interface is activated, and all the registers are reset to their default values. The host can change the settings according to meet the application requirements.

Power Up from Battery without DC Source

When the device is powered up by the battery only, and battery voltage is above its empty threshold (V_{BAT_DPLZ}), the BATFET turns on and the system is powered by battery. Under this condition, the quiescent current is minimized as the device is in HIZ mode and the REGN LDO stays off. The conduction loss is minimized due to the low R_{DSON} of the BATFET.

The device integrates BATFET over-current protection. When BATFET discharge current rises above the threshold (IBATFET_OCP), the BATFET is turned off and latched off immediately, and BATFET_DIS bit is set to 1. The BATFET can be re-enabled only when the input source plugs in again, or one of the methods described in section "BATFET Enable Mode" is used.

Power up from external source

When a DC source plugs in, the SY20743/B/C checks the input source voltage to turn on REGN LDO and all the bias circuits. Then it checks and sets the input current limit based on PSEL or DP/DM pin. The power up sequence is described below:

- 1. Power up REGN LDO
- 2. Input source qualification
- Source type detection based on PSEL(SY20743/C) or DP/DM(SY20743B)
- 4. Input voltage limit threshold setting (VINDPM threshold)
- 5. Converter Power-up

REGN LDO

The REGN LDO powers up after an input source is plugged in, then it serves as power supply for the internal bias circuits, HSFET and LSFET gate drivers and the NTC block. The pull-up rail of STAT and /PG can be connected to REGN as well.

When the device is forced into high impedance mode by writing EN_HIZ=1, the REGN LDO will be turned off, and the internal bias circuits are shutdown. On this condition, the quiescent current drawn from BUS is very small (less than I_{BUS_HIZ}), and the system is only powered by the battery through BATFET.

Blocking FET(Q1)

After REGN LDO powers up, the SY20743/B/C turns on the blocking FET to reduce the power loss.

Input Source Qualification

The device will check the input source current capability. The input source capability is qualified using the internal active detection circuit.

Once a valid input source is detected, the status register BUS_GD bit will go high. An INT is sent out to the host.

PESL Pin Sets Input Current Limit (SY20743/C)

After the REGN LDO is powered, the charger device will run input source type detection.

The SY20743/C sets input current limit through PSEL pin, and it directly uses the USB PHY device output to decide whether the input is a USB host or charging port. When the device is in default mode, IINDPM will be updated by PSEL value in real time. When the device is in host mode, IINDPM will be set by host, and can force an update by reading PSEL value if the bit FORCE_INDET is set.

Input detection	PSEL	Input Current Limit	BUS_STAT
USB SDP(USB500)	High	500mA	001
Adapter	Low	2.4A	011

DP/DM Detection Sets Input Current Limit (SY20743B)

The SY20743B follows the USB battery charging specification 1.2 (BC1.2) and detects the input source type (SDP/ CDP/DCP) and non-standard (Apple/Samsung) adapters by using the USB DP/DM lines.

The host can over-write IINLIM register setting to change the input current limit, if necessary. After the input source type detection is completed, the INT pin is asserted.

Forced Input Current Limit Detection

The host can force the charger to run the input current limit detection sequence by setting FORCE_INDET bit in host mode (FORCE_INDET bit returns to 0 after the force detection sequence is completed).



Input voltage limit setting

The device input voltage limit supports a range from 3.9V to 5.4V. Two methods can be used to set the input voltage limit threshold (VINDPM), to facilitate autonomous detection.

- 1. VINDPM based on VINDPM [3:0] register bits (when the register VDPM_BAT_TRACK= 00).
- 2. VINDPM based on the higher of the VINDPM register bits and VBAT + VDPM_BAT_TRACK offset (when the register VDPM_BAT_TRACK ≠ 00).

Converter Power-Up

When the input current and voltage are set, the device ramps up the system rail with soft-start by enabling the converter and starting the HSFET and LSFET switching. If the system voltage is below 2.2V, the input current limit is forced to 200mA. When system voltage rises above 2.2V, the input current limit is determined by IINLIM [4:0]. BATFET will automatically turn off when battery charging is disabled or done, and further, it could enter supplement mode to supply system when input source reaches the current limit.

As a battery charger, the SY20743/B/C uses a frequency of 1.5MHz for the step-down switching regulator. An internal compensation network allows minimizing the solution size.

In order to improve light-load efficiency, the device switches to Pulse Frequency Modulation (PFM) control at light load.

Boost Mode Operation from Battery

The SY20743/B/C uses a 1.5MHz boost converter to deliver power from the battery to other portable devices connected on BUS port.

In boost mode, PMID is regulated to the default value of 5.15V (programmable using REG06[5:4] BOOSTV bits), and the output current limit can reach up to 1.2A, selected via I²C (BOOST_LIM bits). The status register BUS_STAT is set to 111.

Any fault during boost operation, including BUS over-voltage, BUS OCP or BUS short, or battery too low ($V_{BAT} < V_{OTG_BAT}$), sets the BOOST_FAULT register to 1 and the INT open-drain output is asserted to signal the host.

Power Path Management

The SY20743/B/C integrates power path management to simultaneously enable supplying the system with a regulated voltage while charging the battery.

Narrow VDC Architecture

The device uses the Narrow VDC architecture (NVDC) with BATFET connecting the system rail and the battery. When the BUS source is present, the charger regulates the system voltage above the minimum system setting (default 3.5V) even with a low voltage battery. The status register VSYS_STAT indicates whether the system is in minimum system voltage regulation or not.

The BATFET operates in LDO mode when the battery voltage is lower than the minimum system voltage setting. The system voltage is regulated to 150mV above the minimum system voltage setting. The BATFET then operates from LDO mode to full-on mode when the battery voltage gradually increases above the minimum system voltage, and the voltage difference between the system rail and battery decreases down to the small $V_{\rm DS}$ across the BATFET.




Figure 4. VSYS vs VBAT

Dynamic Power Management

The SY20743/B/C integrates dynamic power management (VINDPM and IINDPM) to protect the input source from being overloaded.

When the current exceeds the input current limit (IINLIM) or the voltage falls below the input voltage limit (VINDPM), the device will automatically reduce the charge current to get the system rail regulated to the minimum voltage setting.

The device will automatically enter the supplement mode if the charge current is reduced to zero while the input source is still overloaded. The BATFET turns on and the battery discharges, so that the system is supported from both the input source and battery.

During DPM mode, the status register VDPM_STAT or IDPM_STAT bits will go high.






Figure 5. DPM Response

Battery Charging Management

The SY20743/B/C is designed for charging 1-cell Li-Ion battery with up to 3.0A charge current. The BATFET featuring $17m\Omega$ on-resistance allows high efficiency and low voltage drop.

Autonomous Charging Cycle

When the battery charging is enabled at POR (CHG_CONFIG bit =1 and /CE pin is low), the SY20743/B/C can automatically complete a charging cycle with the default charging parameters as listed below:

Charging Parameter Default Setting			
Charging Voltage	4.208 V		
Charging Current	2.040A		
Pre-charge Current	180 mA		
Termination Current	280mA		
Temperature Profile	JEITA		
Safety Timer	10 hours		

The charger device automatically terminates the charging cycle when the charging current is below the termination threshold and in constant voltage charge phase. When a full-charged battery voltage is slowly discharged below the recharge threshold (Programmable by using REG04[0]), the SY20743/B/C automatically starts another charging cycle.

The STAT output indicates the charging status of charging (LOW), charging completion or charge disable (HIGH) or charging fault (Blinking). The STAT output can be disabled by setting STAT_DIS bit. The status register CHRG_STAT bits indicate the different charging phases: 00-Not Charging, 01-Pre-charge, 10-Fast Charging (constant current and constant voltage mode), 11-Charge Termination Done. Once a charging cycle is complete, an INT is triggered to notify the host.

The charging parameters that are used to automatically complete a charging cycle can be modified by the host using the I2C interface.

Battery Charging Profile

The device charges the battery in five phases: battery short, preconditioning, constant current and constant voltage and top-off charging (optional). At the beginning of a charging cycle, the device checks the battery voltage and applies the corresponding current setting.

If the charger device is in DPM regulation or thermal regulation during charging, the actual charging current will be less than the programmed value. In this case, termination is temporarily disabled, and the charging safety timer is enabled at half the clock rate to extend the charge cycle.




Figure 6. Battery Charge Profile

Charging Termination

The SY20743/B/C will terminate the charge cycle when in constant voltage charge, and the current is below termination current threshold. When the charging cycle is completed, the BATFET turns off, unless it is needed to operate in supplement mode to meet the system power requirements. The converter keeps running in order to power the system even when the charger reaches the termination phase.

When termination occurs, the CHRG_STAT bits are set to 11, and the interrupt is triggered to notify the host that the charge is completed. The termination function can be disabled by writing 0 to the EN_TREM register.

A programmable top-off timer can be applied after termination is detected. The host can read CHRG_STAT and TOPOFF_ACTIVE to find out the termination status.

The top-off timer settings are read in once termination is detected by the charger. Programming a top-off timer value after termination will have no effect unless a recharge cycle is initiated. An INT will be asserted to the host when entering top-off timer segment (due to termination) as well as when top-off timer expires.

Charging Safety Timer

The SY20743/B/C integrates a safety timer to prevent an extended charging cycle due to abnormal battery conditions.

The device keeps charging the battery until the fast-charging safety timer expired. The duration of safety timer can be set by using the CHG_TIMER bit (default = 10 hours). At the end of the safety timer, the fault register CHRG_FAULT bits are set to 11 and an interrupt us triggered. The safety timer feature can be disabled by setting the EN_TIMER bit to 0.

The safety timer is automatically set to 2 hours when the battery is below VBATLOWV threshold.

The safety timer counts at half clock rate when the device operates in input voltage/current regulation or thermal regulation. For example, if the charger is in input current regulation (IINDPM) through the entire charging cycle, and the safety time is set to 5 hours, the safety timer will expire in 10 hours. This feature can be disabled by writing a 0 to REG07[6] (bit TMR2X_EN).





Host Mode and Default Mode

The SY20743/B/C can operate with or without a host. When the host is in sleep mode or there is no host present, the device operates in the default mode in (autonomous charger-SY20743/B/C only).

When the charger is in default mode, WATCHDOG_FAULT bit is high. When the charger is in host mode, WATCHDOG_FAULT is low.

After power-on-reset, the device starts operation in default mode. The registers configured with the default settings. Any host writing command to I²C transitions the device from default mode to host mode. To keep the device in host mode, the host has to reset the watchdog timer by writing 1 to WD_RST bit before the watchdog timer expires or disable watchdog timer by setting WATCHDOG bits to 00.

When the watchdog timer expires, the device transitions automatically to the default mode.




Figure 7. Watchdog Timer Flow Chart

Status Outputs (PG_STAT and /INT)

Power Good Indicator (PG STAT)

In the SY20743/B/C, PG_STAT is set to indicate a valid input source.

Charging Status Indicator (STAT)

The SY20743/B/C indicates its charging state using the open drain STAT pin. The STAT pin can drive a LED, as shown in the application diagram.

STAT Pin State		
CHARGING STATE	STAT	
Charging in progress (including recharge)	LOW	
Charging complete	HIGH	
Sleep mode, charge disable	HIGH	
Charge suspended (Input over-voltage, NTC fault, timer fault, input, or system over-voltage) Boost Mode suspend (due to NTC Fault)	blinking at 1Hz	

Interrupt to Host (INT)

The device integrates the 256us INT pulse to notify the host, since the host cannot continuously monitor the charger operation. The host can react and check the charger status when any INT is received.

When a fault occurs, an interrupt is triggered and the fault bit in REG09 is latched until the host reads the fault register. The device will not issue new interrupts for new faults until the host reads REG09 and all the faults (not including watchdog timer fault) are cleared.

In order to read the current fault status, the host has to read REG09 two times consecutively. The 1st reads the fault register status from the last interrupt, and the 2nd reads the current fault register status. The only exception is NTC_FAULT which always reports the actual condition on the NTC pin.

BATFET (Q4) Control

BATFET Disable Mode (Shipping mode)

In order to minimize the leakage current when the system is in idle, shipping, or storage modes, the host can turn off BATFET immediately by setting BATFET_DIS=1, or with a T_{SM_DLY} time delay by setting BATFET_DIS=1 and BATFET_DLY=1.

BATFET Enable Mode (Exit Shipping mode)

When system need to wake up and be supplied by input source or battery, several ways can be applied: plug in adapter, set BATFET_DIS=0, set REG_RST=1, or press /QON pin from high to low for longer than T_{QON_LOW} deglitch time.

BATFET System Reset

When the input source is not plugged in (or plugged in but in Hi-Z mode) and BATFET is turned on, a logic high to low of T_{QON_RST} resets SYS (system power) by turning BATFET off with 30mA pull-down current for T_{BATFET_RST} and then reenable BATFET. The function can be disabled by setting BATFET_RST_EN bit to 0.




Figure 8. /QON Timing

Protections



Thermal Regulation and Thermal Shutdown

Buck Mode

To avoid overheating and for limiting the maximum IC die temperature in Buck mode, The SY20743/B/C continuously monitors the internal temperature. The thermal regulation control loop automatically reduces the charge current to avoid exceeding the preset limit (TREG bit). In this mode, the termination is disabled, the safety timer runs at half the clock rate and the status register THERM_STAT bit is set to high.

If the junction temperature exceeds T_{TSD} , the converter and BATFET are turned off, and fault register CHRG_FAULT is set to 10 and the interrupt is triggered. The BATFET and converter will recover when the die temperature falls below $T_{TSD-TTSD_{HYS}}$.

Boost Mode

Similar to the operation in buck mode, the thermal shutdown protection also works in boost mode, When the die temperature exceeds T_{TSD} , the BATFET is turned off, the boost mode is disabled and OTG_CONFIG bit is cleared. When the die temperature falls below T_{TSD} - T_{TSD_HYS} , the BATFET is enabled automatically to allow the system to restore, and the boost mode can be re-enabled by setting the bit OTG_CONFIG=1 in REG01.

Voltage and Current Monitoring in Buck Mode

In buck mode, the BUS and SYS voltages, as well as HSFET and LSFET currents are continuously monitored for protection.

Input Over-Voltage (ACOV)

The SY20743/B/C integrates an input source over-voltage protection to avoid the device from being damaged. When the BUS voltage exceeds V_{ACOV} , the converter stops switching immediately, and the fault register CHRG_FAULT is set to high, the INT output is triggered to notify the host.

System Over-Voltage Protection (SYSOVP)

To protect the downstream system devices, The SY20743/B/C integrates a system over-voltage protection. When a system over-voltage event occurs, the converter stops switching immediately, and a 30mA sink current circuit is enabled to bring down the system voltage.

Voltage and Current Monitoring in Boost Mode

In boost mode, the BUS voltage, as well as RBFET, HSFET and LSFET currents are continuously monitored for safe operation.

Over-Current Protection

The charging control loop closely monitors the RBFET(Q1), HSFET(Q2) and LSFET(Q3) currents to ensure safe boost operation.

During an over-current condition, when boost output current exceeds the BOOST_LIM threshold, the device will enter Hiccup mode and retry 7 times. If the over current condition

disappears before the hiccup counter reaches a count of 7, the boost converter will recover and enter normal operation. If over-current condition continues to exist after this time, the boost output will be disabled and the OTG_CONFIG bit cleared. In addition, the BOOST_FAULT bit is set and an interrupt is generated.

Over-Voltage Protection

When the BUS voltage exceeds V_{OTG_OVP}, the SY20743/B/C stops switching, clears the OTG_CONFIG bit and exits boost mode. The fault register BOOST_FAULT bit is set high to indicate fault in boost operation. An interrupt is triggered to notify the host.

Battery Protection

Battery Over-Voltage Protection (BATOVP)

The battery over-voltage limit is 4% above the battery regulation voltage. When a BATOVP event occurs, the charger immediately disables charging. The fault register BAT_FAUL is set, and an interrupt is generated.

Battery Over Discharge Protection

When battery is fully discharged and the voltage falls below V_{BAT_DPL} , the device will turn off the BATFET to protect battery. When an input source is plugged in, the BATFET will be turned on, and the device will start a new charging cycle. In addition, if the battery voltage falls below V_{SHORT} , the charge current is reduced to the short charge or pre-charge current to ensure battery safety.

System Over-Current Protection

The BATFET will be turned off and latched off if the system current exceeds I_{BATFET_OCP} due to a short or system overload. Section "BATFET Enable Mode" provides details on how to reset the latch off condition and turn on BATFET.

Thermistor Temperature Window

The SY20743/B/C is using a negative temperature coefficient thermistor and an external voltage divider to continuously monitor the battery temperature by measuring the voltage between the NTC pin and ground.




Figure 9. TS Resistor Network

Charging JEITA Guideline Compliance

If the NTC measured temperature is out of the T1 to T4 range, the battery charging process is suspended immediately, The



charging process resumes if the measured temperature returns to the normal range. If the measured temperature is in the cool window (T1-T2), then the charge current should be reduced to less than half of the charge current setting. When the temperature is in the warm window(T3-T4), the charge voltage is suggested to be reduced to a value lower than the nominal charge voltage.

The SY20743/B/C provides flexible charge voltage/current settings to comply with the JEITA requirements. REG07[4] is used for setting the charge voltage to be same as V_{REG} or 4.1V maximum at warm temperature (T3-T4). REG05[0] is used for configuring the current setting to be 20% or 50% of the fast charge current at cool temperature (T1-T2).

When a NTC fault occurs, the fault register NTC_FAULT will go high to indicate the actual condition on NTC pin and an interrupt will be generated. The STAT pin will indicate the fault when charging is suspended.




Figure 10. Temperature Window in Charge Mode

Discharging Cold/Hot Temperature Window

The device terminates the battery discharging process when the NTC measured temperature is out of the BCOLD to BHOT range. The discharge resumes when the battery temperature returns to a value within this range.




Figure 11. Temperature Window in Boost Mode

Serial Interface

The SY20743/B/C uses a standard I²C interface to enable a host to configure the charging or discharging parameters and device status reporting. The I²C interface is a simple bidirectional two-wire bus protocol, including a serial data line (SDA) and a serial clock line (SCL). The device which initiates data transfer and generates the clock signals is a master, correspondingly, the device with unique identification address is a slave.

The slave address of SY20743/B/C is 6Bh. The master device can be a microcontroller or a digital signal processor. The I^2C interface in this device supports both standard mode (up to 100k bits/s), and fast mode (up to 400k bits/s).

Both SDA and SCL are bi-directional lines, connected to the positive supply voltage via a current source or pull- up resistor. The SDA and SCL pins are open drain. When the bus is idle, both lines are in Hi-Z and pulled high by the resistors.

Data Valid

The Data sampling on SDA line only takes place during the high period of SCL. During data transmission, the SDA line must remain stable and shouldn't change during SCL high period (except for the start and stop signals), it should be changed only during the low-level period of SCL.




Figure 12. Bit Transfer on the I²C Bus

START and STOP Conditions

A transaction must begin with a START (S) and terminate with a STOP (P). START is defined as a high to low SDA line transition when SCL is high. STOP is defined as a low to high SDA line transition when SCL is high. START and STOP signals are always generated by the master. The bus is considered busy after the START condition, and free after the STOP condition.




Figure 13. START and STOP conditions.

Byte Format

The Data transmitted each time should be 8-bits, but the number of bytes during one transaction is not limited. Each data byte is sent with the Most Significant Bit (MSB) first and has to be followed by an acknowledge or not-acknowledge. Using this method, the host can determine whether the receiver is ready to proceed for the next byte or not.




Figure 14. Data Transfer on the I²C Bus

Acknowledge (ACK) and Not Acknowledge (NACK)

The I2C interface integrates a comprehensive reply mechanism. The 9th acknowledge/ no-acknowledge bit is used for the receiver to reply to the transmitter. During the 9th SCL



clock, the transmitter will release the SDA line, so the receiver can control SDA line to reply to the transmitter.

If the receiver keeps the SDA line high during the 9th clock pulse, this is interpreted as not acknowledge (NACK). If the receiver keeps SDA line low during the 9th clock pulse, this is interpreted by the receiver as acknowledge (ACK).

All clock pulses, including the acknowledge 9th clock pulse, are generated by the master.

The master can generate a STOP at any time to abort the transfer.

Slave Address and Data Direction Bit

After the START sequence, a 7 bits long slave address is sent followed by the eighth data-direction bit (R/W). R/W bit is 0 for a WRITE transaction and 1 for a READ (master data request) transaction. If the master needs to change the data direction, it can start a new transaction.



Figure 15. Complete Data Transfer

Single Read and Write

In single byte write mode, the master sends out a STOP to end the transaction after receiving the data write ACK. If the master continues to send data to the slave, then it automatically converts to multi-byte write mode. In this case, the STOP sequence is needed only after the last data byte.

In single byte read mode, the master sends out NACK to inform the slave that the data request is stopped, and a STOP to end the transaction.

Conversely, if the master sends out ACK, then it continues to request next register data until NCK and STOP are sent by master, the transaction becomes a multi-byte read.

In the following figures, the gray data blocks indicate bits sent by master during a transaction, and the white data blocks indicate bits sent by slave.



Figure 16. Single Write




Figure 17. Single Read

Multi-Read and Multi-Write

The figures below are examples of multi-byte read and write transactions.



Figure 18. Multi-Write




Figure 19. Multi-Read.





Application Information

The following section describes the process of selecting the external components including the inductor, the input and output capacitors. The application schematic is used as a reference.

Inductor Selection

Higher switching frequency allows the using of the smaller inductor and the capacitor values. The inductor saturation current should be higher than the load current (I_{LOAD}) plus half of the ripple current (I_{Ripple}):

$$I_{SAT} \ge I_{LOAD} + \frac{1}{2} \times I_{Ripple}$$

The inductor ripple current depends on the input voltage (V_{BUS}), the duty cycle ($D = V_{BAT/}V_{BUS}$), the switching frequency (F_{SW}) and the inductance (L):

$$I_{Ripple} = \frac{V_{BUS} \times D \times (1 - D)}{F_{SW} \times L}$$

In the above formula, the maximum inductor current ripple is obtained when D = 0.5. A 20-40% inductor ripple current is recommended as a good target in a practical design. A typical $1\mu H$ inductor with low DCR and current rating higher than Isat is a good choice for most applications, in order to get high efficiency and stable operation under full load conditions.

Output Capacitor Selection

The output capacitor is used for reducing the high frequency switching ripple current and smoothing the output voltage. The RMS value of the output ripple current I_{RMS} is calculated as follows:

$$I_{RMS} = \frac{V_{BUS} \times D \times (1 - D)}{\sqrt{12} L \times F_{SW}}$$

Where the duty cycle D is the ratio of the output voltage over the input voltage for CCM mode which is the typical mode of operation for the battery charger. During the battery charge cycle, the battery voltage varies from the initial battery voltage to the rated voltage. A typical $20\mu F$ ceramic capacitor is a good choice for most applications.

Input Capacitor Selection

The input capacitor absorbs input ripple current from the Buck converter, which is given by the below equation:

$$I_{RMS} = \frac{I_{LOAD} \times \sqrt{V_{BAT} \times (V_{BUS} - V_{BAT})}}{V_{BUS}}$$

This RMS ripple current must be smaller than the rated RMS current in the capacitor datasheet. The charger input capacitor is also the output capacitor during boost operation. In this mode, the input capacitor required can be calculated as shown below:

$$C_{IN} = \frac{I_{BUS} \times (V_{BUS} - V_{BAT})}{F_{SW} \times V_{BUS} \times V_{RIPPLE}}$$


Usually, V_{RIPPLE} is designed less to be less than 0.5% of the Boost output voltage. A typical $10\mu F$ ceramic capacitor is a good choice for most applications.

For the best performance, the BUS rail should be decoupled to PGND with a $1\mu F$ capacitor.

A capacitor with a value of $10\mu F$ is recommended for decoupling the PMID rail.



Application Schematic



BOM List

Designator	Description	Part Number	Manufacturer
U1	3A, Single Cell Li-Ion DC/DC Switching Charger with I2C Control, USB Detection and OTG, JEITA Compliant, Power Path Management	SY20743/B/C	Silergy
L1	Inductor, 1.0μH	SPM5030T-1R0M	TDK
C1, C6, C10, C11, C13, C20, C23	NC		
C3, C7, C15, C25	100nF/50V, 0603	C1608X7R1H104K080AE	TDK
C4	1μF/25V, 0805	CGA4J3X7R1E105K125AB	TDK
C5	47nF/50V, 0603	C1608X7R1H473K080AE	TDK
C8, C9, C24	10μF/10V, 0805	C2012X7R1A106K125AC	TDK
C14	10nF/50V, 0603	C1608X7R1H103K080AE	TDK
C16	10μF/25V, 0805	C2012X7S1E106K125AC	TDK
C22	4.7μF/10V, 0603	C2012X7R1A475K085AC	TDK
R1, R7, R8	$0\Omega, 0603, 5\%$		
R2	$2.2\Omega, 0805, 5\%$		
R3, R4, R6, R9, R11, R12, R13, R14, R15, R16	10kΩ, 0603, 5%		
R5, R10	NC		
D1, D2	Chip LED, 0603		
K1	Press Key		
/CE, JP1, JP2, JP3, OTG, TS-up, TS1	Jumper		
I2C	Header		
USB1	Micro-USB		

Note: The voltage divider resistor R11, R12 on the EVB is used to set the NTC pin's voltage @50% VREGN, thus can make the IC enter charge mode.






Layout Design


Simple to follow guidelines for a good layout are provided below:

- 1) Maximize the PCB copper area adjacent to PGND pin to achieve the best thermal and noise performance. If the board space allows, a ground plane is highly recommended.
- 2) Place C_{PMID}, C_{REGN}, C_{BST}, C_{SYS} and C_{BAT} close to the device while trying to minimize the loops formed.
- 3) Minimize the loop area formed by C_{PMID} and PGND.
- 4) Minimize the PCB copper area connected to the LX pin to reduce EMI.
- 5). Provide thermal relief by using a copper area between the thermal pad of the package PGND pins (17, 18) and connection to the GND plane.
- 6) Use multiple vias to connect to the GND plane as shown in the picture below





QFN4×4-24 Package Outline Drawing



Front view


Recommend PCB Layout

Notes: All dimension in millimeter and exclude mold flash & metal burr.




Taping & Reel Specification

1. QFN4x4 taping orientation.



Feeding direction

2. Carrier Tape & Reel specification for packages



Package	Tape width	Pocket	Reel size	Trailer	Leader length	Qty per reel
types	(mm)	pitch(mm)	(Inch)	length(mm)	(mm)	(pcs)
QFN4x4	12	8	13"	400	400	5000

3. Others: NA



Revision History

Date	Revision	Change
Mar.13, 2021	Revision 1.0	Production Release
Mar.13, 2020	Revision 0.9	Initial Release

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.



IMPORTANT NOTICE

- 1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
- 2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
- 3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
- 4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
- 5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
- 6. **No offer to sell or license**. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2022 Silergy Corp.

All Rights Reserved.