

### SY22841 Buck Regulator with CC/CV control

## **General Description**

The SY22841 is a PWM controller with several features to enhance performance of Buck converters. It integrates a MOSFET with 500V breakdown voltage to decrease physical volume. Both constant current and voltage regulations are achieved by the controller. It drives the Buck converter in the quasi-resonant mode to achieve higher efficiency and better EMI performance.

# **Ordering Information**

#### SY22841 □(□□)□



Package Code

Optional Spec Code

Ordering Number	Package type	Note
SY22841AAC	SOT23-5	

### Features

- Integrated 500V MOSFET
- CC/CV control eliminates Aux-winding
- Quasi-Resonant (QR) mode to achieve low switching losses
- Fast Startup (<500ms)
- Low start up current: 15µA typical
- Maximum frequency limit: 45kHz
- Compact package: SOT23-5

## Applications

• Power supply for small appliance

Recommended operating output power @V <sub>OUT</sub> =12V			
Products 90~264Vac			
SY22841	2.4W		

## **Typical Applications**



Figure 1. Schematic Diagram



### Pinout (top view)



#### (SOT23-5)

Top Mark: ZRxyz (device code: ZR, x=year code, y=week code, z= lot number code)

Pin Name	Pin number	Pin Description
VSEN	1	Voltage sense pin. Connect to a resistor divider of inductor or auxiliary winding to sense output voltage.
VIN	2	Power supply pin.
GND	3	Ground Pin.
ISET	4	Current set pin. Connect a resistor to program the reference output current. $I_{O} = \frac{V_{REF}}{2R_{ISET}}$
LX	5	Internal HV MOSFET drain pin.



# Absolute Maximum Ratings (Note 1)

ISET	0.3V~3.6V
VIN, VSEN	0.3V~17V
I <sub>VIN</sub>	20mA
I <sub>LX</sub>	1.4A
LX	500V
Power Dissipation, @ TA = 25°C SOT23-5	0.6W
Package Thermal Resistance (Note 2)	
SOT23-5, θ <sub>JA</sub>	170°C/W
SOT23-5, θ <sub>JC</sub>	130°C/W
Maximum Junction Temperature	160°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	65°C to 150°C

## Recommended Operating Conditions (Note 3)

VIN	8V~15.4V
Junction Temperature Range	

## **Block Diagram**



#### Figure2. Block Diagram



### **Electrical Characteristics**

$(V_{IN} = 12V \text{ (Note 3)}, T_A = 25^{\circ}C \text{ unless otherwise specified)}$						
Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Power Supply Section						
VIN turn-on threshold	V <sub>VIN,ON</sub>		13.3	14	16.2	V
VIN turn-off threshold	V <sub>VIN,OFF</sub>		6.1	7	8	V
Start up current	I <sub>ST</sub>			15		μA
VSEN pin Section						
VSEN pin over voltage	V <sub>VSEN,OVP</sub>			$V_{VSEN,REF} \times 1.03$		V
VSEN pin reference voltage	V <sub>VSEN,REF</sub>		1.215	1.25	1.285	V
Driver Section						
Min ON Time	t <sub>ON,MIN</sub>			300		ns
Max ON Time	t <sub>ON,MAX</sub>			25		μs
Min OFF Time	t <sub>OFF,MIN</sub>			1.8		μs
Max OFF Time	t <sub>OFF,MAX</sub>			150		μs
Max switching frequency	f <sub>MAX</sub>			45		kHz
ISET pin Section						
Current reference	V <sub>REF</sub>		620	675	710	mV
Integrated MOSFET Section						
BV of HV MOSFET	$V_{\rm BV}$		500			V
Turn on Resistor	Rdson			12		Ω
Thermal Section						
Thermal Shutdown Temperature	TSD			150		С

**Note 1**: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Note 2**:  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^{\circ}$ C on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2" x2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

Note 3: Increase VIN pin voltage gradually higher than V<sub>VIN,ON</sub> voltage then turn down to 12V.



# SY22841

## Operation

The SY22841 is a high performance controller with constant current and constant voltage.

It integrates a 500V MOSFET to decrease physical volume.

In order to reduce the switching losses and improve EMI performance, Quasi-Resonant switching mode is applied, which means to turn on the power MOSFET at valley of drain voltage; the start up current of SY22841 is rather small (15 $\mu$ A typically) to reduce the standby power loss further; the maximum switching frequency is clamped to 45kHz to reduce switching losses and improve EMI performance when the converter is operated at light load condition.

SY22841 provides reliable protections such as Short Circuit Protection (SCP), Over Voltage Protection (OVP), Over Temperature Protection (OTP), etc.

SY22841 is available with SOT23-5 package.

## **Applications Information**

#### <u>Start up</u>

After AC supply or DC BUS is powered on, the capacitor  $C_{VIN}$  across VIN and GND pin is charged up by BUS voltage through a start up resistor  $R_{ST}$ . Once  $V_{VIN}$  rises up to  $V_{VIN-ON}$ , the internal blocks start to work.  $V_{VIN}$  will be pulled down by internal consumption of IC until the Buck inductor could supply enough energy to maintain  $V_{VIN}$  above  $V_{VIN-OFF}$ .

The whole start up procedure is divided into two sections shown in Fig.3.  $t_{\rm STC}$  is the  $C_{\rm VIN}$  charged up section, and  $t_{\rm STO}$  is the output voltage built-up section. The start up time  $t_{\rm ST}$  composes of  $t_{\rm STC}$  and  $t_{\rm STO}$ , and usually  $t_{\rm STO}$  is much smaller than  $t_{\rm STC}$ .



The start up resistor  $R_{\text{ST}}$  and  $C_{\text{VIN}} \, \text{are designed by rules}$  below:

(a) Preset start-up resistor  $R_{ST}$ , make sure that the current through  $R_{ST}$  is larger than  $I_{ST}$  and smaller than  $I_{VIN\_OVP}$ 

$$R_{ST} < \frac{V_{BUS}}{I_{ST}} (1)$$

Where  $V_{BUS}$  is the BUS line voltage.

(b) Select  $C_{VIN}$  to obtain an ideal start up time  $t_{ST}$ , and ensure the output voltage is built up at one time.

$$C_{VIN} = \frac{(\frac{V_{BUS}}{R_{ST}} - I_{ST}) \times t_{ST}}{V_{VIN_{ON}}} (2)$$

(c) If  $R_{ST}$  and  $C_{VIN}$  are chosen to a very small start up time, SCP and OVP power loss will be large. Then  $C_{VIN}$  and  $R_{ST}$  time constant should be increased.

Proprietary self-bias technique allows  $C_{\rm VIN}$  to be charged every switching cycle. There is no need to add auxiliary winding for power supply.  $C_{\rm VIN}$  can be chosen with small value and small package to save cost

#### Shut down

After AC supply or DC BUS is powered off, the energy stored in the BUS capacitor will be discharged. When power supply for IC is not enough,  $V_{VIN}$  will drop down. Once  $V_{VIN}$  is below  $V_{VIN,OFF}$ , the IC will stop working.

#### **Quasi-Resonant Operation**

QR mode operation provides low turn-on switching losses for Buck converter.



VSEN pin detects the inductor voltage by a resistor divider. When the voltage across drain and source of the

DS\_SY22841 Rev.0.9B © 2018 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 5 All Rights Reserved.



integrated MOSFET is at voltage valley, the MOSFET would be turned on.

#### **Output Voltage Control**

In order to achieve constant voltage control. The output voltage is sampled by detecting the inductor voltage.



Fig.5 VSEN pin connection As shown in Fig.6, during OFF time, the voltage across the inductor is

 $V_{L} = V_{OUT} + V_{D,F} (3)$ 

 $V_{\text{D},\text{F}}\,\text{is}$  the forward voltage of the power diode;  $V_{\text{L}}\,\text{is}$  the voltage across the inductor.

At the current zero-crossing point,  $V_{D,F}$  is nearly zero, so  $V_{OUT}$  is proportional with  $V_L$  exactly. The voltage of this point is sampled by the IC as the feedback of output voltage. The resistor divider is designed by

$$\frac{V_{\text{VSEN,REF}}}{V_{\text{OUT}}} = \frac{R_{\text{ZCSD}}}{R_{\text{ZCSU}} + R_{\text{ZCSD}}} (4)$$

Where V<sub>VSEN,REF</sub> is the internal voltage reference.



Fig.6 Inductor voltage waveforms

#### **Constant-current control**

The switching waveforms are shown in Fig.7. The output current  $I_{OUT}$  can be represented by,

$$I_{OUT} = \frac{I_{PK}}{2} \times \frac{t_{EFF}}{t_s}$$
(5)

DS\_SY22841 Rev.0.9B © 2018 Silergy Corp. Silergy Corp. Confidential- Prepared for Customer Use Only 6 All Rights Reserved.

Where  $I_{PK}$  is the peak current of the inductor;  $t_{EFF}$  is the effective time of inductor current rising and falling;  $t_S$  is the switching period.

 $I_{PK}$  and  $t_{EFF}$  can be detected by ISET and VSEN pin, which is shown in Fig.7. These signals are processed and applied to the negative input of the gain modulator. In static state, the positive and negative inputs are equal.

$$\mathbf{V}_{\text{REF}} = \mathbf{I}_{\text{PK}} \times \mathbf{R}_{\text{ISET}} \times \mathbf{K} \times \frac{\mathbf{t}_{\text{EFF}}}{\mathbf{t}_{\text{S}}} \quad (6)$$



Fig.7 switching waveforms



Fig.8 Output current detection diagram

Finally, the output current IOUT can be represented by

$$I_{O} = \frac{V_{REF}}{2R_{ISET}}$$
(7)

Where  $V_{REF}$  is the internal reference voltage;  $R_{ISET}$  is the current set resistor. I<sub>OUT</sub> can be programmed by  $R_{ISET}$ .

$$R_{ISET} = \frac{V_{REF}}{2I_{OUT}}$$
(8)



When over current operation or short circuit operation happens, the output current will be limited at  $I_{OUT,LIM}$ . The V-I curve is shown as Fig.9.



#### Line regulation modification

The IC provides line regulation modification function to improve line regulation performance.

Due to the sample delay of ISET pin and other internal delay, the output current increases with increasing input BUS line voltage. A small compensation voltage  $\Delta V_{ISET-C}$  is added to ISET pin during ON time to improve such performance. This  $\Delta V_{ISET-C}$  is adjusted by the upper resistor of the divider connected to VSEN pin.

$$\Delta V_{\text{ISET,C}} = (V_{\text{BUS}} - V_{\text{O}}) \times \frac{k_1}{R_{\text{ZCSU}}} \times R_{\text{ISET}}$$
(8)

Where  $R_{ZCSU}$  is the upper resistor of the divider;  $k_1$  is an internal constant as the modification coefficient.

The compensation is mainly related with  $R_{ZCSU}$ , larger compensation is achieved with smaller  $R_{ZCSU}$ .

#### **Short Circuit Protection (SCP)**

When the output is shorted, demagnetizing voltage of inductor is zero, so  $t_{OFF}$  will be clamped at  $t_{OFF,MAX}$ , when  $t_{OFF,MAX}$  shows up for 64 times, SCP is triggered and the IC will discharge  $V_{VIN}$  by an internal current source  $I_{VIN,SCP}$ . Once  $V_{VIN}$  is below  $V_{VIN,OFF}$ , the IC will shut down and be charged again by BUS voltage through start up resistor. If the short circuit condition still exists, the system will operate in hiccup mode.

#### Power design

A few applications are shown as below.

Input range	Output	
90Vac~264Vac	2.4W	12V/0.2A

### **Power Device Design**

#### **MOSFET and Diode**

When the operation condition is with maximum input voltage and full load, the voltage stress of the integrated MOSFET and output power diode is maximized;

$$V_{\text{MOS}\_DS\_MAX} = \sqrt{2} V_{\text{AC}\_MAX} (9)$$
$$V_{\text{D}\_R\_MAX} = \sqrt{2} V_{\text{AC}\_MAX} (10)$$

Where  $V_{AC,MAX}$  is maximum input AC RMS voltage. When the operation condition is with minimum input voltage and full load, the current stress of MOSFET and power diode is maximized.

#### Inductor (L)

In Quasi-Resonant mode, each switching period cycle  $t_s$  consists of three parts: current rising time  $t_1$ , current falling time  $t_2$  and quasi-resonant time  $t_3$  shown in Fig.11.



Fig.11 switching waveforms

When the operation condition is with minimum input AC RMS voltage and full load, the switching frequency is minimum frequency, the maximum peak current through integrated MOSFET and the transformer happens.

Once the minimum frequency  $f_{S-MIN}$  is set, the inductance of the transformer could be induced. The design flow is shown as below:

(a) Preset minimum frequency f<sub>S-MIN</sub>

(**b**) Compute relative t<sub>s</sub>, t<sub>1</sub>

DS\_SY22841 Rev.0.9B © 2018 Silergy Corp.



$$t_{s} = \frac{1}{f_{s\_MIN}} (11)$$
  
$$t_{1} = \frac{t_{s} \times (V_{OUT} + V_{DF})}{(\sqrt{2}V_{AC\_MIN} + V_{DF})} (12)$$
  
$$t_{2} = t_{s} - t_{1} (13)$$

Where  $V_{DF}$  is the forward voltage of the diode (c) Compute inductor L and maximum peak current  $I_{PK}$ .  $I_{L,PK,MAX} = 2 \times I_0$  (14)

$$L = \frac{(\sqrt{2}V_{AC\_MIN} - V_O) \times t_1}{I_{L\_PK\_MAX}} (15)$$

(f) Compute RMS current of the inductor

$$I_{L\_RMS\_MAX} = \frac{I_{L\_PK\_MAX}}{\sqrt{3}}$$
(16)

(g) Compute RMS current of the MOSFET

$$I_{MOS\_RMS\_MAX} = I_{L\_PK\_MAX} \times \sqrt{\frac{t_1}{3t_s}}$$
(17)

#### inductor design (N)

the parameters below are necessary:

Necessary parameters			
Inductance	L		
inductor maximum current	$I_{L\_PK\_MAX}$		
inductor maximum RMS current	$I_{L\_RMS\_MAX}$		

The design rules are as followed:

(a) Select the magnetic core style, identify the effective area  $A_{\mbox{\scriptsize e}}$ 

(**b**) Preset the maximum magnetic flux  $\Delta B$ 

ΔB=0.22~0.26T

(c) Compute inductor turn N

$$N = \frac{L \times I_{L_PK_MAX}}{\Delta B \times A_e} (18)$$

(d) Select an appropriate wire diameter

With  $I_{L\text{-}RMS\text{-}MAX}$  , select appropriate wire to make sure the current density ranges from  $4A/mm^2$  to  $10A/mm^2$ 

(c) If the winding area of the core and bobbin is not enough, reselect the core style, go to (a) and redesign the transformer until the ideal transformer is achieved.

#### Input capacitor CBUS

Generally, the input capacitor  $C_{BUS}$  is selected by  $C_{BUS}=1\sim 3\mu F/\,W$ 

Dr more accurately by  

$$C_{BUS} = \frac{\arcsin(1 - \frac{\Delta V_{BUS}}{\sqrt{2}V_{AC,MIN}}) + \frac{\pi}{2}}{\pi} \times \frac{P_{OUT}}{\eta} \times \frac{1}{2f_{IN}V_{AC,MIN}^{2}[1 - (1 - \frac{\Delta V_{BUS}}{\sqrt{2}V_{AC,MIN}})^{2}]}$$
(19)

Where  $\Delta V_{BUS}$  is the voltage ripple of BUS line.

### Layout

(a) To achieve better EMI performance and reduce line frequency ripples, the output of the bridge rectifier should be connected to the BUS line capacitor first, then to the switching circuit.

(b) The circuit loop of all switching circuit should be kept small.

(c) The bias supply trace should be connected to the bias supply capacitor first instead of GND pin. The bias supply capacitor should be put beside the IC.

(d) Loop of 'Source pin – current sample resistor – GND pin' should be kept as small as possible.

(e) The resistor divider connected to VSEN pin is recommended to be put beside the IC.

(f) The control circuit is recommended to be put outside the power circuit loop.



# **Design Example 1**

Design Specification				
V <sub>AC</sub> (RMS)	90V~264V	V <sub>OUT</sub>	12V	
I <sub>OUT</sub>	200mA	η	70%(full load)	
Inductor (Buck)	470uH	R <sub>SET</sub>	1.1Ohm	
CINPUT	11.5uF	COUTPUT	470 uF	
R <sub>ZCSU</sub>	38kΩ	R <sub>ZCSD</sub>	4.3k	
Rload	3.6kΩ			

## **Design Example 2**

Design Specification				
V <sub>AC</sub> (RMS)	90V~264V	V <sub>OUT</sub>	12V	
I <sub>OUT</sub>	100mA	η	70%(full load)	
Inductor (Buck)	1mH	R <sub>SET</sub>	1.10hm	
CINPUT	5.5uF	Coutput	330 uF	
R <sub>ZCSU</sub>	38kΩ	R <sub>ZCSD</sub>	4.3k	
Rload	3.6kΩ			

## **Design Example 3**

Design Specification				
V <sub>AC</sub> (RMS)	90V~264V	V <sub>OUT</sub>	5V	
I <sub>OUT</sub>	200mA	η	70%(full load)	
Inductor (Buck)	680uH	R <sub>SET</sub>	0.9Ohm	
CINPUT	5.5uF	COUTPUT	470uF	
R <sub>ZCSU</sub>	14.3kΩ	R <sub>ZCSD</sub>	4.3k	
Rload	1kΩ			

# **Design Example 4**

Design Specification				
V <sub>AC</sub> (RMS)	90V~264V	V <sub>OUT</sub>	5V	
I <sub>OUT</sub>	100mA	η	70%(full load)	
Inductor (Buck)	1mH	R <sub>SET</sub>	1.10hm	
CINPUT	2.2uF	Coutput	100uF	
R <sub>ZCSU</sub>	14.3kΩ	R <sub>ZCSD</sub>	4.3k	
Rload	1kΩ			



# **Circuit Schematic**











Notes: All dimensions are in millimeters. All dimensions don't include mold flash & metal burr.



# **Taping & Reel Specification**

### 1. SOT23-5 taping orientation



### 2. Carrier Tape & Reel specification for packages



Package	Tape width	Pocket	Reel size	Reel	Trailer	Leader length	Qty per
types	(mm)	pitch(mm)	(Inch)	width(mm)	length(mm)	(mm)	reel
SOT23-5	8	4	7''	8.4	280	160	3000

### 3. Others: NA



#### **IMPORTANT NOTICE**

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. Limited warranty and liability. Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. **No offer to sell or license**. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2018 Silergy Corp.

All Rights Reserved.