

## **General Description**

The SY23212A is a combined Power over Ethernet (PoE) powered device (PD) solution with PD interface and optimized PSR Flyback converter integrated.

The SY23212A supports the IEEE 802.3 af/at Standard as a 13W powered device. It includes detection and classification modes, a 100V hot-swap switch, as well as the maintain power signature function. To achieve higher efficiency and better EMI performance, the SY23212A drives Flyback converters in Quasi-Resonant mode and adaptive PWM/PFM control, the maximum switching frequency is up to 600 kHz. The internal 180V,  $0.65\Omega$  MOSFET achieves good thermal performance in compact package, QFN4×5-28.

The SY23212A provides comprehensive and reliable protections including OLP, VCC OVP, cycle by cycle peak current limit, internal OTP, etc.

# **Ordering Information**

SY23212□(□□□)

### Features

- Supports the IEEE 802.3 af/at Standard
- 100V, 0.45Ω Hot-swap Switch
- Adaptor ORing Support
- Power up to 13W(Input) PDs
- Primary Side Control and Internal Current Sense to Minimize Components Number
- QR-mode Operation and PWM/PFM Control for High Efficiency
- Integrate 180V,0.65Ω MOSFET for Converter
- RoHS Compliant and Halogen Free
- Compact Package: QFN4×5-28

# Applications

- IEEE 802.3af/at Complaint Devices
- Video and VoIP Telephones
- RFID Readers
- Multi-band Access Points
- Security Cameras



-Package Code Optional Spec Code

# **Typical Applications**



Silergy Corp. Confidential- Prepared for Customer Use Only 1 All Rights Reserved.



### Pinout (top view)



### QFN4×5-28

**Top Mark: EDX***xyz* (device code: EDX, *x=year code, y=week code, z= lot number code*)

Pin Name	Pin number	Pin Description
VDD	1	Positive power supply pin for PoE and converter input power rail.
AMPS	2	Automatic maintain power signature control pin. Connect a resistor with appropriate power rating (to support the maintain power signature current) from AMPS to VSS to program the MAINTAIN POWER SIGNATURE current amplitude. Leave AMPS open to disable the automatic maintain power signature function.
DEN	3	Detection pin. Connect a 24.9k $\Omega$ resistor between VDD and DEN for PoE detection.
CLS	4	Classification pin. Connect a resistor from CLS to VSS to program the classification current.
APD	5	Auxiliary power input detection pin. Drive VDD-ADP higher than 1.5V to disable hot-swap MOSFET and CLS pin function, and force T2P active.
FB	6	Output voltage feedback pin. Connect one resistor divider from sensing winding to regulate output voltage.
TM1, TM2	7,8	Factory test pin only. Leave it floating in application.
GND	9,16,17	Negative rail input pin of the DC/DC converter.
VCC	10	DC/DC internal circuit supply pin. Connect a capacitor between this pin and GND to bypass VCC supply.
DRAIN	13.14	Drain pin of internal power MOSFET.
T2P	19	Type-2 PSE indication pin. T2P is an open-drain output. T2P pulled low to RTN indicates the presence of a Type-2 PSE or the presence of a wall adapter.
RTN	21	Drain pin of internal hot-swap MOSFET.
VSS	24	Negative power supply pin from PoE input power rail.
MODE	26	Frequency selection pin. Detail information refers to "Work Mode Detection" section.
N/C	11,12,15,18,20, 22,23,25,27,28	Not connect this pin internally.



# **Block Diagram**





4

# Absolute Maximum Ratings (1)

Pins Voltage Respects to VSS:	
VDD, RTN, APD, T2P, DEN	0.3V to +100V
AMPS <sup>(2)</sup> , CLS <sup>(2)</sup>	0.3V to +5.5V
Pins Voltage Respects to RTN:	
VDD, T2P	0.3V to +100V
Pins Voltage Respects to GND:	
DRAIN	0.3V to +180V
VCC	0.3V to +23V
FB	
MODE, TM1, TM2	
Pins Current:	
FB Sink Current	$\pm 2mA^{(3)}$
T2P Sink Current	5mA
AMPS Source Current	15mA
Junction Temperature	150°C
Lead Temperature	260°C
Storage Temperature	55°C to +150°C

# **Recommended Operating Conditions**

Supply Voltage VDD	0V to 57V
Maximum T2P Sink Current	3mA
Maximum AMPS Source Current	13mA
Maximum FB Sink Current	±1mA
Operating Junction Temperature (T <sub>J</sub> )	40°C to +125°C

#### Notes:

- (1) Exceeding these ratings may damage the device.
- (2) Voltage should not be externally applied to this pin.
- (3) FB is clamped by internal circuit. The sink/ source current should be limited. Detail information please refer to "Voltage Control" section.



# **Electrical Characteristics (Interface Part)**

VDD, CLASS, DEN and RTN voltages are referred to VSS, T2P voltage is referred to RTN. VDD-VSS=48V, VSS=0V,  $R_{DEN}=24.9 \text{ k}\Omega$ ,  $R_{CLS}=90.9 \Omega$ ,  $T_{J}=-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}^{(4)}$ , typical values are tested at  $T_{J}=25^{\circ}\text{C}$ , unless otherwise noted.

Parameter	Symbol	Test Conditions		Тур	Max	Unit	
Detection							
Detection on	$V_{DET_ON}$	V <sub>DD</sub> rising		1.1	1.4	V	
Detection off	$V_{DET_OFF}$	V <sub>DD</sub> rising		11		V	
DEN Leakage Current	V <sub>DET_LK</sub>	$V_{DET}=V_{DD}=57V$ , measure $I_{DET}$		0.1	5	μA	
Riss Current		V <sub>DD</sub> =10.1V, float DET pin, not in			12		
		Mark event, measure I <sub>SUPPLY</sub>			12	μΑ	
Detection Current	IDET	V <sub>DD</sub> =1.4V, measure I <sub>SUPPLY</sub>	53.8	55.6	58.3	μA	
	1DE1	V <sub>DD</sub> =10.1V, measure I <sub>SUPPLY</sub>	395	410	425	μA	
Classification	I		T	I			
V <sub>CLASS</sub> Output Voltage	V <sub>CLASS</sub>	13V <vdd<21v, 1ma<iclass<42ma<="" td=""><td>2.37</td><td>2.5</td><td>2.63</td><td>V</td></vdd<21v,>	2.37	2.5	2.63	V	
		$13V \le V_{DD} \le 21V$ , Not tested in production	on, guarant	eed by Vc	LASS		
		$R_{CLASS} = 1270\Omega, \ 13V \le V_{DD} \le 21V$	1.8	2	2.4		
Classification Current	T	$R_{CLASS} = 243\Omega, \ 13V \le V_{DD} \le 21V$	9.9	10.55	11.3		
Classification Current	ICLASS	$R_{CLASS} = 137\Omega,  13V \leq V_{DD} \leq 21V$	17.7	18.7	19.8	mA	
		$R_{CLASS} = 90.9\Omega, 13V \le V_{DD} \le 21V$	26.6	28.15	29.7	1	
		$R_{CLASS} = 63.4\Omega, 13V \le V_{DD} \le 21V$	38.2	40.4	42.6		
Classification Lower Threshold	V <sub>CL_ON</sub>	V <sub>DD</sub> rising, Class regulator turns on	11	12	13		
Classification upper Threshold	$V_{CL_OFF}$	V <sub>DD</sub> rising, Class regulator turns off	21	22	23	v	
	V <sub>CL_H</sub>	Low side hysteresis		0.94			
Classification Hysteresis		High side hysteresis		0.5			
Mark Event Reset Threshold	V <sub>MARK_L</sub>		4	5	6	V	
Max Mark Event Voltage	V <sub>MARK_H</sub>		10.2	11	11.8	V	
Mark Event Resistance	R <sub>MARK</sub>	2-point measure at 7V and 10V			12	kΩ	
IC Supply Current during Classification	I <sub>IN_CLASS</sub>	V <sub>DD</sub> =17.5V, CLASS floating		200	270	μA	
Class Leakage Current	I <sub>LK</sub>	$V_{DD}=57V, V_{CLASS}=0V$			1	μA	
PD UVLO							
VDD Turn on Threshold	$V_{DD_R}$	VDD rising	33	35	37	V	
VDD Turn off Threshold	$V_{DD_F}$	VDD falling	29	31	33	V	
VDD UVLO Hysteresis	$V_{DD_HYS}$			4		V	
IC Supply Current during Operation	I <sub>IN</sub>		280	380	480	μA	
PASS Device and Current Limit							
ON Resistance	R <sub>DS_RTN</sub>	I <sub>RTN</sub> =100mA		0.45		Ω	
Leakage Current	I <sub>RTN LK</sub>	V <sub>DD</sub> =V <sub>RTN</sub> =57V		1	15	μA	
Current Limit	I <sub>LIMIT</sub>	V <sub>RTN</sub> =1V		570	650	mA	
Inrush Current Limit	I <sub>INRUSH</sub>	V <sub>RTN</sub> =2V		95		mA	
Inrush Current Termination		V <sub>RTN</sub> falling		1.2		V	
Inrush to Operation Mode Delay	TDELAY		80	100	120	ms	
Current Fold-back Threshold		V <sub>RTN</sub> rising		10		V	

Silergy Corp. Confidential- Prepared for Customer Use Only 5 All Rights Reserved.



			1			
Fold-back Deglitch Time		$V_{RTN}$ rising to inrush current fold-back		1.1		ms
APD						
Adaptor Detection Threshold	V <sub>APD-EN</sub>	Respect to VDD	-1.5			V
Voltage	V <sub>APD-Hys</sub>	Respect to VDD		0.5		V
AMPS						
MAINTAINPOWERSIGNATUREDCSupplyCurrent		Startup has completed, $I_{RTN} = 0mA$			0.8	mA
Auto Maintain Power Signature Pulsed Voltage		Startup has completed, $I_{RTN} < 15 mA$ , RMAINTAIN POWER SIGNATURE $\geq 165 \Omega$		2.5		V
Automatic Maintain Power Signature Falling		Startup has completed, I <sub>RTN</sub> threshold to generate Maintain Power Signature pulses		29		mA
Current Threshold		Hysteresis on RTN current		7		mA
POEMaintainPowerSignature Time High	T <sub>MPSH</sub>		85	106	127	ms
POE Maintain Power Signature Time Low	T <sub>MPSL</sub>		173	216	259	ms

Notes:

(4) Not tested in production. Guaranteed by over-temperature correlation.

**Electrical Characteristics (Flyback Part)** All voltages are referred to GND. T<sub>J</sub>=-40°C to +125°C<sup>(4)</sup>, typical values are tested at T<sub>J</sub>=25°C, unless otherwise noted.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit	
VCC Power Supply and UVLO							
VCC Turn on Threshold	$V_{VCC\_ON}$	V <sub>VCC</sub> rising	7.3	8	8.7	V	
VCC Min Voltage	V <sub>VCC_MIN</sub>	Vvcc falling	4.9	5.5	6.3	V	
VCC Turn off Threshold	$V_{VCC\_OFF}$	Vvcc falling	3.9	4.5	4.9	V	
VCC OVP Threshold	$V_{VCC_{OVP}}$	V <sub>VCC</sub> rising	18	22	22.5	V	
Quiescent Current	I <sub>Q</sub>		0.8	1.2	1.6	mA	
HV Start-up Current	I <sub>VCC_Charge</sub>	V <sub>VCC</sub> =0V, V <sub>DRAIN</sub> =18V		3		mA	
Voltage Feedback							
FB Reference Voltage	V <sub>REF</sub>	$T_J = 25^{\circ}C$	1.188	1.2	1.212	V	
FB OVP Threshold	$V_{FB\_OVP}$		1.35	1.45	1.55	V	
Primery Side Sample Planking Time	$T_{Blanking}$	Internal V <sub>COMP</sub> =0V		270		ns	
Finally Side Sample Blanking Time		Internal V <sub>COMP</sub> =3V		440		ns	
PWM Switching							
Switching Frequency Limit	F <sub>SW_MAX</sub>	MODE is shorted to GND	510	600	690	kHz	
Minimum Fold-back Frequency in PFM Mode				4		kHz	
Soft Start							
Default Maximum Internal Soft-start Time	T <sub>ss</sub>	Not tested in production, guaranteed by design		22		ms	
Peak Current Limit						-	
Maximum Peak Current Limit	I <sub>pk_Limit</sub>		2	2.5	3	А	
Low Threshold Current Limit	I <sub>pk_MIN</sub>		0.7	0.8	0.9	Α	

Silergy Corp. Confidential- Prepared for Customer Use Only 6 All Rights Reserved.



SCP Limit	I <sub>pk_SCP</sub>		2.4	3.1	4	Α
Leading Edge Blanking Time, same as $T_{ON\_MIN}$	T <sub>leb</sub> T <sub>on_min</sub>		100	150	250	ns
Max T <sub>ON</sub>	Ton_max		3.8	5.2	6.6	μs
Internal Power MOSFET						
Breakdown Voltage	V <sub>DS_MAX</sub>	I <sub>D</sub> =250µA, T <sub>J</sub> =25°C	180			V
On Resistance	R <sub>DS_ON</sub>	V <sub>VCC</sub> =10V, I <sub>D</sub> =0.1A, T <sub>J</sub> =25°C		0.65	0.88	Ω
MODE Pin						
MODE Pin Detection Current	I <sub>MODE</sub>		30	40	50	μA
MODE Pin Detection Period	T <sub>MODE</sub>	Not tested in production, guaranteed by design		100		μs
Protection						
Over Load Protection Hiccup on Time		Not tested in production, guaranteed by design		8.6		ms
OVP/OLP/SCP Hiccup off Time		Not tested in production, guaranteed by design		68		ms
Thermal Shutdown Temperature	T <sub>SD</sub>			155		°C
Thermal Shutdown Hysteresis	T <sub>HYS</sub>			20		°C

Notes: (5) Refer to "work mode detection" for the function with different voltage level program options.



## **Typical Performance Characteristics**

(Test condition: input voltage: 37~57Vdc before the bridge rectifiers; output spec: 12Vdc/1A; Ambient temperature: 25±5 °C.)





### **Operation Principles** Protocol Section

#### PoE Start-up Sequence

IEEE 802.3at requires two detection levels, two classes and mark cycles, and start-up from the second mark event. The voltage between RTN and VSS will fall when the SY23212A charges  $C_{\rm IN}$  following application of full voltage. Subsequently, the converter will start up and will decrease the current draw.

#### **Detection**

In order to identify a device as a valid PD, the Power Sourcing Equipment (PSE) senses the Ethernet connection by applying two voltages in a range of 2.8V to 10V on the Ethernet cable and measuring the corresponding currents. An equivalent resistance is calculated using the  $\Delta V/\Delta I$ . During this phase, the PD must present a resistance between 23.75k $\Omega$  and 26.25k $\Omega$ . The value of the detection resistance has to be selected in consideration of the typical drop in voltage of the diode bridges. The typical value of the resistance that can be used in most applications is 24.9 k $\Omega$ .

#### **Classification**

In the classification mode, the PSE classifies the PD for one of five power levels or classes, which allows the PSE to efficiently manage the power distribution. The five different classes are shown in Table 1, which determine the class the PD must declare. An external resistor (R<sub>CLS</sub>) connected between CLS and VSS sets the classification current. The PSE may disconnect a PD if it draws more than its stated class power. During hardware classification, the PSE presents a fixed voltage between 15.5V and 20.5V to the PD, which draws in turn a fixed current set by R<sub>CLS</sub>. PD current is measured by the PSE to choose one of the five available classes (see Table 1). The SY23212A disables the classification while the adaptor input is used for avoiding excessive power dissipation. If the PD thermal limit is triggered or the DEN is active, the CLS reference voltage will be turned off.

**Table 1. Class Resistor Selection** 

Class	Power at PD(W)	Class current (mA)	Resistor( $\Omega$ )
0	0.44~12.95	0~4	1270
1	0.44~3.84	9~12	243
2	3.84~6.49	17~20	137
3	6.49~12.95	26~30	90.9
4	-	36~44	63.4

#### **Inrush and Operational Current Limit**

Once the classification is successfully completed, the PSE will rise its voltage. When the input voltage is above the UVLO turn on threshold, the hot-swap switch will be turned on, and the input capacitor of downstream DC/DC converter will be charged with a low current (inrush current) limit. The inrush phase will be end, current limit will be changed to its operating limit and VCC of DC/DC converter will be charged only when both of the following conditions are met.

1) RTN drops below 1.2V.

2) From VDD>UVLO begins, a 100ms timing named inrush delay is satisfied.

As shown in below figure, there are two sections for the inrush current during inrush interval after VDD>UVLO. When RTN is higher than 20V, the inrush current will be kept around 60mA. As the RTN voltage decreases below 20V, the inrush current will rise to around 100mA until RTN voltage falls below 1.2V and inrush delay is finished.



Fig. 2 Inrush Current and Inrush Delay

#### **T2P Indicator**

The T2P pin is an open-drain output. It is pulled low to RTN to indicate the presence of a type 2 PSE or a wall adapter input. The T2P is intended to drive the diode side of an optocoupler. It should be left open or tied to RTN if not used.

#### **Auto-Maintain Power Signature**

The maintain power signature is an electrical signature presented by the PD to make the PSE think that it still presents after operating voltage is applied. For a Type 1 or Type 2 PD, a valid MAINTAIN POWER SIGNATURE consists of a minimum dc current of 10mA, or a 10mA pulsed current for at least 75ms every 325ms.

If the current through the RTN-to-VSS path is below 29mA, the SY23212A will automatically generate the 2.5V maintain power signature pulsed voltage to the



AMPS pin, the current amplitude can be adjusted through an external resistor. When the current through the RTN-to-VSS path is beyond 36mA, the SY23212A will exit maintain power signature mode and clear maintain power signature flag immediately. Note that the maintain power signature function be enabled only after the PoE input has been detected.

#### Adapter Power Input

In some applications, it is desirable to power the PD from an auxiliary power source such as a wall adapter.

The adaptor detection can be enabled as long as the VDD-RTN voltage exceeds 9V. The voltage divider for adaptor detection is connected as shown in below figure. There is a -1.5V reference referring to VDD. When a wall adapter is detected, the internal hot-swap MOSFET between RTN and VSS will be turned off, classification current will be disabled and the T2P will become active low. The maintain power signature pulsed mode is enabled.



Fig. 3 Connection of Adaptor Detection

#### Current Fold-back of RTN MOS

In order to protect the hot-swap MOSFET from damage when OLP/SCP/hot plug/Surge happens, if VRTN rises above 10V for longer than 1.1ms during normal operation, the current limit of hot-swap MOS will revert to the inrush value. When the RTN falls below 1.2V again, the current limit can recover to the operating value.

#### **DC/DC Converter Operation**

#### **Start-up Operation**

After 100ms inrush delay, the RTN voltage will be almost as low as VSS, the capacitor across VCC and GND pins,  $C_{VCC}$ , will be charged up by the DRAIN voltage through internal start-up circuit. Once the VCC voltage reaches  $V_{VCC_ON}$ , the start-up circuit will be disabled and the DC/DC converter will start to work if no faults are present and MODE pin detection finished. The start-up circuit will turn ON again once VCC reaches  $V_{VCC_MIN}$  (5.5V) due to power consumption. After soft-start ends, the  $V_{VCC_MIN}$  will change to 7V to provide relatively stable VCC power supply until the

auxiliary winding of Flyback transformer can supply sufficient energy to maintain  $V_{VCC}$  above  $V_{VCC_OFF}$ .

If faults happen, the PWM switching will stop, the  $V_{VCC\_MIN}$  will change from 7V back to 5.5 V, the hiccup off timer (64ms) will start, the start-up circuit will turn on to maintain the VVCC between 8V and 5.5V. If the timing is over, the start-up circuit will be disabled, the converter will enter re-start mode, the VCC voltage will be allowed to decrease to 4.5 V. Once the 4.5 V threshold is reached, the internal circuit will be reset and the start-up circuit will charge the VCC capacitor again. The VCC control logic is shown as below figure.



Fig. 4 Waveform of VCC Logic

#### Work Mode Detection

After enabled, the SY23212A will output  $40\mu$ A current to MODE pin to detect the resistor setting. There are three levels of frequency limit which can be selected by setting the resistance value that connected between MODE pin and GND. Refer to the below table for details.

**Table 2. MODE Pin Program Options** 

MODE to RTN Resistance	QR Frequency
0	600kHz limit
12.1k $\Omega$ (±1% precision)	500kHz limit
float	400kHz limit



#### **Quasi-Resonant Operation**

QR mode operation provides low turn-on switching losses for Flyback converter.



The voltage across drains and source of the primary MOSFET is reflected by the auxiliary winding of the Flyback transformer. FB pin detects the voltage across the auxiliary winding by a resistor divider. When the voltage across drains and source of the primary MOSFET is at voltage valley, the MOSFET will be turned on.

#### **Output Voltage Control**

In order to achieve primary side constant voltage control, the output voltage is detected by the auxiliary winding voltage.



Fig.6 FB Sample Connection

As shown in Fig.7, during OFF time, the voltage across the auxiliary winding is

$$V_{AUX} = (V_{OUT} + V_{D_F}) \times \frac{N_{AUX}}{N_s}$$
(1)

 $N_{AUX}$  is the turns of auxiliary winding;  $N_S$  is the turns of secondary winding;  $V_{D_{\_}F}$  is the forward voltage of the power diode.

At the current zero-crossing point,  $V_{D_{L}F}$  is nearly zero, so  $V_{OUT}$  is proportional with  $V_{AUX}$  exactly. The voltage of this point is sampled by the IC as the feedback of output voltage. The resistor divider is designed by

$$\frac{V_{FB_REF}}{V_{OUT}} = \frac{R_{FBD}}{R_{FBU} + R_{FBD}} \times \frac{N_{AUX}}{N_s}$$
(2)

Where  $V_{FB\_REF}$  is the internal voltage reference.



Fig.7 Auxiliary Winding Voltage Waveforms

The SY23212A regulates primary side MOSFET switching to make peak current always  $\geq$ 800mA, and will start sampling the auxiliary-winding voltage after the power MOSFET is turned off. A blanking time is added to avoid the spike ringing affection due to leakage inductance. To guarantee long enough FB sample period, the output diode current conduct time T<sub>DIS</sub> in light load (before diode current drops to 0A in each cycle) should be longer than 400ns.

Normally, design the transformer and insure the  $T_{\text{DIS}}$  higher than 400ns in light load or no load.

### **Fault Protection Modes**

#### **Over Load Protection**

The DC/DC converter sets the over load detection by continue monitoring the  $V_{COMP}$  (the output of internal EA). Once the soft-start finishes, the OLP protection will be enabled. If the load continues increasing after  $I_{PK}$  reaching its maximum value, the output voltage will decrease and the  $V_{COMP}$  will rise to abnormal high level. When  $V_{COMP}$  exceeds OLP threshold and lasts for 8ms, OLP protection will be triggered, the IC will immediately terminate PWM switching. VCC will be maintained between 8V and 5.5V for 64ms hiccup off time. After 64ms hiccup off timer ending, VCC will be allowed to decrease to turn off threshold then try to restart.

#### Short Circuit Protection (SCP)

If the peak current cannot be limited by  $V_{COMP}$  in every cycle due to minimum gate on time in some abnormal cases, the current may run out of control and transformer may be confronted saturation. If the peak



current reaches 3.1A once, the off time will be forced to max toff, then if the peak current reaches 3.1A three times in succession, the SY23212A will register it as SCP, it will immediately terminate PWM switching and run into hiccup mode with 64ms hiccup off time.

#### **Output Over Voltage Protection**

If the sample voltage at FB pin exceeds 120% of  $V_{FB\_REF}$  in 4 consecutive cycles, which means OVP condition has been occurred, the SY23212A will shut off the power MOSFET and enter hiccup mode immediately. After 64ms hiccup off time ends, the SY23212A will try to re-start. In case the OVP is removed, the output voltage will recover.

#### VCC Over Voltage Protection

When the VCC voltage exceeds  $V_{VCC_OVP}$  threshold, the SY23212A will stop switching and discharge the VCC voltage. Once  $V_{VCC}$  is below  $V_{VCC_OFF}$ , the SY23212A will shut down and the VCC will be charged again by DRAIN.

### **Power Device Design**

#### **MOSFET and DIODE**

When the operation condition is with maximum input voltage and full load, the voltage stress of MOSFET and secondary power diode will be maximized;

$$V_{\text{MOS}\_DS\_MAX} = V_{\text{DC}\_MAX} + N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D}\_F}) + \Delta V_{\text{S}} (3)$$
$$V_{\text{D}\_R\_MAX} = \frac{V_{\text{DC}\_MAX}}{N_{\text{PS}}} + V_{\text{OUT}} (4)$$

Where  $V_{DC\_MAX}$  is maximum input DC voltage;  $N_{PS}$  is the turn's ratio of the Flyback transformer;  $V_{OUT}$  is the rated output voltage;  $V_{D\_F}$  is the forward voltage of secondary power diode;  $\Delta V_S$  is the overshoot voltage clamped by RCD snubber during OFF time.

When the operation condition is with minimum input voltage and full load, the current stress of MOSFET and power diode will be maximized.

$$I_{MOS\_PK\_MAX} = I_{P\_PK\_MAX} (5)$$
$$I_{MOS\_RMS\_MAX} = I_{P\_RMS\_MAX} (6)$$
$$I_{D\_PK\_MAX} = N_{PS} \times I_{P\_PK\_MAX} (7)$$
$$I_{D\_AVG} = I_{OUT} (8)$$

Where  $I_{P\_PK\_MAX}$  and  $I_{P\_RMS\_MAX}$  are maximum primary peak current and RMS current, which will be introduced later.

#### Transformer (NPS and LM)

 $N_{\text{PS}}$  is limited by the electrical stress of the power MOSFET:

$$N_{PS} \leq \frac{V_{MOS\_(BR)DS} \times 90\% - V_{DC\_MAX} - \Delta V_{S}}{V_{OUT} + V_{D\_F}} (9)$$

Where  $V_{MOS\_(BR)DS}$  is the breakdown voltage of the power MOSFET.

In Quasi-resonant mode, each switching period cycle  $t_S$  consists of three parts: current rising time  $t_1$ , current falling time  $t_2$  and quasi-resonant time  $t_3$  shown in Fig.8.



Fig.8 switching waveforms

When the operation condition is with minimum input DC RMS voltage and full load, the switching frequency will be minimum frequency, the maximum peak current through MOSFET and the transformer will happen.

Once the minimum frequency  $f_{S\_MIN}$  is set, the inductance of the transformer could be induced. The design flow is shown as below:

(a) Select N<sub>PS</sub>

$$N_{PS} \leq \frac{V_{MOS\_(BR)DS} \times 90\% \text{-} V_{DC\_MAX} \text{-} \Delta V_{S}}{V_{OUT} \text{+} V_{D\_F}} (10)$$

(b) Preset minimum frequency  $f_{S\_MIN}$ 

(c) Compute inductor  $L_M$  and maximum primary peak current  $I_{P\_PK\_MAX}$ 

$$I_{P_{P}PK_{MAX}} = \frac{2P_{OUT}}{\eta \times V_{DC_{MIN}}} + \frac{2P_{OUT}}{\eta \times N_{PS} \times (V_{OUT} + V_{D_{F}})} + \pi \sqrt{\frac{2P_{OUT}}{\eta} \times C_{Drain} \times f_{S_{MIN}}}$$
(11)



$$L_{\rm M} = \frac{2P_{\rm OUT}}{\eta \times I_{\rm P_{\rm P} FK_{\rm MAX}}^2 \times f_{\rm S_{\rm MIN}}} (12)$$

Where  $C_{Drain}$  is the parasitic capacitance at drain of MOSFET;  $\eta$  is the efficiency;  $P_{OUT}$  is rated full load power.

(d) Compute current rising time  $t_1$  and current falling time  $t_2$ 

$$t_{1} = \frac{L_{M} \times I_{P_{P}K_{MAX}}}{V_{BUS}} (13)$$
$$t_{2} = \frac{L_{M} \times I_{P_{P}K_{MAX}}}{N_{PS} \times (V_{OUT} + V_{D_{P}F})} (14)$$
$$t_{S} = \frac{1}{f_{S_{MIN}}} (15)$$

(e) Compute primary maximum RMS current  $I_{P_{RMS}_{MAX}}$  for the transformer fabrication.

$$I_{P_{P_{MAX}}MAX} = \frac{\sqrt{3}}{3} I_{P_{P_{MAX}}} \times \sqrt{\frac{t_1}{t_s}}$$
(16)

(f) Compute secondary maximum peak current  $I_{S\_PK\_MAX}$  and RMS current  $I_{S\_RMS\_MAX}$  for the transformer fabrication.

$$I_{S_PK_MAX} = N_{PS} \times I_{P_PK_MAX} (17)$$
$$I_{S_RMS_MAX} = \frac{\sqrt{3}}{3} N_{PS} \cdot I_{P_PK_MAX} \cdot \sqrt{\frac{t_2}{t_s}} (18)$$

#### Transformer Design (NP, NS, NAUX)

The design of the transformer is similar with ordinary Flyback transformer. The parameters below are necessary:

Necessary parameters					
Turns ratio	N <sub>PS</sub>				
Inductance	L <sub>M</sub>				
Primary maximum current	I <sub>P_PK_MAX</sub>				
Primary maximum RMS current	I <sub>P_RMS_MAX</sub>				
Secondary maximum RMS current	I <sub>S_RMS_MAX</sub>				

The design rules are as followed:

(a) Select the magnetic core style, identify the effective area  $A_{e_{\cdot}}$ 

(**b**) Preset the maximum magnetic flux  $\Delta B$ 

ΔB=0.22~0.26T

(c) Compute primary turn N<sub>P</sub>

$$N_{p} = \frac{L_{M} \times I_{P_{P} \times MAX}}{\Delta B \times A_{e}} (19)$$

(d) Compute secondary turn  $N_{S} \,$ 

$$N_{\rm S} = \frac{N_{\rm P}}{N_{\rm PS}} (20)$$

(e) Compute auxiliary turn NAUX

$$N_{AUX} = N_S \times \frac{V_{VCC}}{V_{OUT}}$$
 (21)

Where  $V_{VCC}$  is the working voltage of VCC pin (10V~15V is recommended).

(f) Select an appropriate wire diameter

With  $I_{P\_RMS\_MAX}$  and  $I_{S\_RMS\_MAX}$ , select appropriate wire to make sure the current density ranges from  $4A/mm^2$  to  $10A/mm^2$ .

(g) If the winding area of the core and bobbin is not enough, reselect the core style, back to (a) and redesign the transformer until the ideal transformer is achieved.

#### **RCD Snubber for MOSFET**

The power loss of the snubber  $P_{RCD}$  is evaluated first

$$P_{\text{RCD}} = \frac{N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D}_{-F}}) + \Delta V_{\text{S}}}{\Delta V_{\text{S}}} \times \frac{L_{\text{K}}}{L_{\text{M}}} \times P_{\text{OUT}}$$
(22)

Where  $N_{PS}$  is the turns ratio of the flyback transformer;  $V_{OUT}$  is the output voltage;  $V_{D\_F}$  is the forward voltage of the power diode;  $\Delta V_S$  is the overshoot voltage clamped by RCD snubber;  $L_K$  is the leakage inductor;  $L_M$  is the inductance of the Flyback transformer;  $P_{OUT}$ is the output power.

The  $R_{RCD}$  is related with the power loss,

$$R_{\rm RCD} = \frac{(N_{\rm PS} \times (V_{\rm OUT} + V_{\rm D_{-}F}) + \Delta V_{\rm S})^2}{P_{\rm RCD}} (23)$$

The  $C_{RCD}$  is related with the voltage ripple of the snubber  $\Delta V_{C\_RCD}$ :

$$C_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D_{-}F}) + \Delta V_{S}}{R_{RCD} \times f_{S} \times \Delta V_{C RCD}}$$
(24)

#### **CLS Resistor Selection**

A resistor from CLS to  $V_{SS}$  programs the classification current per the IEEE standard. The PD power ranges and corresponding resistor values are listed in following table. The power assigned should correspond to the maximum average power drawn by the PD during operation. The SY56805A supports class 0-3 power levels.



Table2. Class Resistor Selection

	Power at PD	Resistor	
Class	Minimum	Maximum	(0)
	(W)	(W)	(32)
0	0.44	12.95	1270
1	0.44	3.84	243
2	3.84	6.49	137
3	6.49	12.95	90.9

#### **APD Resistor Selection**

APD forces power to come from an external adapter connected from VDD to RTN by opening the hot-swap switch. Select the APD divider resistors per Equation (25) where  $V_{APDTR_ON}$  is the desired adapter voltage that enables the APD function as adapter voltage rises.

 $R_{APD1} / R_{APD2} = V_{APDEN} / (V_{APDTR_ON} - V_{APDEN})$ (25)

#### **DEN Resistor Selection**

The standard specifies a detection signature resistance, RDEN between  $23.7k\Omega$  and  $26.3k\Omega$ . Connect a  $24.9k\Omega$ resistor from DEN to VDD to provide the PoE detection signature.

#### VDD to VSS ESD Protection

Voltage transients caused by surge or other special applications may occur, a TVS (D1, see in Fig.9) must limit this voltage to be within the absolute maximum ratings. The TVS such as SMBJ58A can be used. A TVS with negative resistance characteristic is not recommended.



Fig.9 VDD to VSS ESD Protection

#### **Input Bypass Capacitor Selection**

The standard specifies an input bypass capacitor of  $0.05\mu$ F to  $0.12\mu$ F. Typically a  $0.1\mu$ F, 100V ceramic capacitor between VDD and VSS (C1 on the Fig.9) is used.

### Layout

(a) To achieve better EMI performance and reduce line frequency ripples, the output of the bridge rectifier should be connected to the BUS line capacitor first, then to the switching circuit.

(b) The circuit loop of all switching circuit should be kept small: primary power loop, secondary loop and auxiliary power loop.

(c) The connection of primary ground is recommended as:



Ground ①: ground of BUS capacitor.

Ground 2: ground of bias supply capacitor.

Ground ③: ground node of auxiliary winding.

Ground (4): ground node of divider resistor.

Ground (5): primary ground node of Y capacitor.

Ground 6: ground of IC GND.

(d) Bias supply trace should be connected to the bias supply capacitor first instead of GND pin. The bias supply capacitor should be put beside the IC.

(e) The resistor divider connected to FB pin is recommended to be put beside the IC.

(f) The trace spacing between AMPS (low voltage pin) and adjacent pins (high voltage pin) shouldn't be less than the pitch. It is the same case with CLS pin.



### **Design Notice**

- 1. At no load secondary side diode freewheeling time should be more than  $1.5*T_{OFF_{MIN}}$  for sufficient sampling time.
- 2. VCC voltage prefer to larger than 9V for all conditions.
- 3. At heavy load, the peak-to-peak voltage at the FB pin should be less than approximately 50mV after  $T_{OFF\_MIN}$  time. This can be guaranteed by decreasing the leakage inductance and using proper RCD snubber.
- 4.  $R_{FBU}$  is the upper resistor of the divider. Normally, its value is recommended between  $18k\Omega \sim 51k\Omega$ .

# **Design Example**

A design example of typical application is shown below step by step.

#1. Identify design specification

Design Specification						
V <sub>DC</sub>	37V~57V	V <sub>OUT</sub>	12V			
I <sub>OUT</sub>	1A	η	85%			

#2. Transformer design (N<sub>PS</sub>, L<sub>M</sub>)

Refer to Power Device Design

Conditions			
V <sub>DC_MIN</sub>	37V	V <sub>DC_MAX</sub>	57V
$\Delta V_S$	50V	V <sub>MOS-(BR)DS</sub>	180V
P <sub>OUT</sub> (max)	12W	V <sub>D_F</sub>	1V
C <sub>Drain</sub>	72pF	f <sub>S_MIN</sub>	340kHz

(a)Compute turns ratio N<sub>PS</sub> first

$$\begin{split} N_{PS} &\leq \frac{V_{MOS\_(BR)DS} \times 90\% - V_{DC\_MAX} - \Delta V_{S}}{V_{OUT} + V_{D,F}} \\ &= \frac{180V \times 0.9 - 57V - 50V}{12V + 1V} \\ &= 4.23 \end{split}$$

N<sub>PS</sub> is set to

 $N_{PS}=3$ 

 $(\mathbf{b})\mathbf{f}_{S,MIN}$  is preset

F<sub>S\_MIN</sub>=500kHz

(c) Compute inductor  $L_M$  and maximum primary peak current  $I_{P,PK,MAX}$ 

$$\begin{split} I_{P_{PK}MAX} &= \frac{2P_{OUT}}{\eta \times V_{DC_{MIN}}} + \frac{2P_{OUT}}{\eta \times N_{PS} \times (V_{OUT} + V_{D_{P}F})} + \pi \sqrt{\frac{2P_{OUT}}{\eta} \times C_{Drain} \times f_{S_{MIN}}} \\ &= \frac{2 \times 12W}{0.85 \times 37V} + \frac{2 \times 12W}{0.85 \times 3 \times (12V + 1V)} + \pi \sqrt{\frac{2 \times 12W}{0.85} \times 72pF \times 340k} \\ &= 1.57A \end{split}$$



$$\begin{split} L_{M} = & \frac{2P_{OUT}}{\eta \times I_{P_{P}PK_{MAX}}^{2} \times f_{S_{MIN}}} \\ = & \frac{2 \times 12W}{0.85 \times (1.57A)^{2} \times 340 \text{kHz}} \\ = & 33.69 \mu\text{H} \\ \text{Set: } L_{M} = & 34 \mu\text{H} \end{split}$$

(d) Compute current rising time  $t_1$  and current falling time  $t_2$ 

$$t_{1} = \frac{L_{M} \times I_{P_{P}PK_{MAX}}}{V_{DC_{MIN}}} = \frac{34\mu H \times 1.57A}{37V} = 1.443\mu s$$
$$t_{2} = \frac{L_{M} \times I_{P_{P}PK_{MAX}}}{N_{PS} \times (V_{OIT} + V_{D_{P}F})} = \frac{34\mu H \times 1.57A}{3 \times (12V + 1V)} = 1.369\mu s$$

 $t_{_3} \!=\! \pi \!\times\! \sqrt{L_{_M} \!\times\! C_{_{Drain}}} \!=\! \pi \!\times\! \sqrt{34 \mu H \!\times\! 72 p F} \!=\! 0.155 \mu s$ 

 $t_s = t_1 + t_2 + t_3 = 1.443 \mu s + 1.369 \mu s + 0.155 \mu s = 2.957 \mu s$ 

(e) Compute primary maximum RMS current  $I_{P-RMS-MAX}$  for the transformer fabrication.

$$I_{P_{-}RMS_{-}MAX} = \frac{\sqrt{3}}{3}I_{P_{-}PK_{-}MAX} \times \sqrt{\frac{t_{1}}{t_{s}}} = \frac{\sqrt{3}}{3} \times 1.57A \times \sqrt{\frac{1.443\mu s}{2.957\mu s}} = 0.633A$$

(f) Compute secondary maximum peak current I<sub>S-PK-MAX</sub> and RMS current I<sub>S-RMS-MAX</sub> for the transformer fabrication.

$$I_{S\_PK\_MAX} \!=\! N_{PS} \!\times\! I_{P\_PK\_MAX} = \! 3 \!\times\! 1.57A = \! 4.71A$$

$$I_{S_{\_RMS_\_MAX}} = N_{PS} \times \frac{\sqrt{3}}{3} I_{P_{\_}PK_\_MAX} \times \sqrt{\frac{t_2}{t_s}} = 3 \times \frac{\sqrt{3}}{3} \times 1.57A \times \sqrt{\frac{1.369\mu s}{2.957\mu s}} = 1.85A$$

#3. Select secondary power diode

Refer to Power Device Design

Known conditions at this step			
V <sub>DC_MAX</sub>	57V	N <sub>PS</sub>	3
V <sub>OUT</sub>	12V	V <sub>D_F</sub>	1V

Compute the voltage and the current stress of secondary power diode

$$V_{D_{P_{max}}} = \frac{V_{DC_{MAX}}}{N_{PS}} + V_{OUT} = \frac{57V}{3} + 12V = 31V$$
  
$$I_{D_{PK_{MAX}}} = N_{PS} \times I_{P_{PK_{MAX}}} = 3 \times 1.57A = 4.71A$$

#4. Set FB pin Refer to  $V_{\rm OUT}$  First identify  $R_{\rm FBU}$  need for line regulation.

Parameters Designed		
R <sub>FBU</sub>	20kΩ	



Then compute R<sub>FBD</sub>

Conditions			
V <sub>OUT</sub>	12V	V <sub>FB_REF</sub>	1.2V
R <sub>FBU</sub>	20kΩ	Ns	9
N <sub>AUX</sub>	7		

$$R_{FBD} = \frac{R_{FBU}}{\frac{V_{OUT} \times N_{AUX}}{V_{FB, REE} \times N_{S}} - 1} = \frac{20K}{(\frac{12V \times 7}{1.2V \times 9} - 1)} = 2.95K$$

Set R<sub>FBD</sub>

 $R_{_{FBD}}{=}3k\Omega$ 

#5. Set DEN pin Connect a 24.9kΩ resistor from DEN to VDD

#6. Set CLS pin Connect a  $1.27k\Omega$  resistor from CLS to VSS

#7. Set APD pin

Generally there is no need of adapter power supply in this application, so the APD is pulled up to the VDD through a resistor.

If you need adaptor ORing function, refer to the 'Adaptor power input' part.

Set  $R_{APD1}=0\Omega$ 

#8. Set MODE pin

Connect a  $0\Omega$  resistor between MODE and GND to set a 600 kHz frequency limit.

#9. Final result







Notes: 1, All dimension in millimeter and exclude mold flash & metal burr;



# **Taping & Reel Specification**

# 1. QFN4×5 taping orientation





### 2. Carrier Tape & Reel specification for packages



Package	Tape width	Pocket	Reel size	Trailer *	Leader * length	Qty per reel
type	(mm)	pitch(mm)	(Inch)	length(mm)	(mm)	(pcs)
QFN4×5	12	12	13"	400	400	5000



# **Revision History**

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
August 18, 2023	Revision 0.9	Initial Release



#### **IMPORTANT NOTICE**

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. Limited warranty and liability. Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. No offer to sell or license. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

©2023 Silergy Corp.

All Rights Reserved.