



# SY2A23003A

## High-Efficiency, 5.5V, 3A, Single Synchronous Buck Converter

### General Description

The SY2A23003A high-efficiency synchronous Buck converter can deliver 3A output current over an input voltage range from 2.8V to 5.5V. It uses built-in power MOSFETs to supply a resistor-configurable output voltage between 0.6V and  $V_{IN}$ . The fixed 2.35MHz switching frequency allows for small external inductor and capacitor values.

The SY2A23003A is available in a DFN1.4mmx 1.8mm-6 package.

### Key Features

- 2.8V to 5.5V Input Voltage Range
- Up to 3A Output Current
- External Adjustable Voltage with  $\pm 1\%$  Reference Accuracy
- 1 $\mu$ A Shutdown Current (Typical)
- Fixed 2.35MHz Switching Frequency Minimizes Required External Components
- Fixed Frequency PWM and PFM Operating Modes
- 100% Duty-Cycle Capable
- Cycle-by-Cycle Current-Limit Protection
- Hiccup-Mode Short-Circuit Protection
- Thermal Shutdown
- Package: DFN1.4mmx1.8mm-6
- Automotive AEC-Q100 Grade 1 Certified

### Applications

- Automotive Infotainment and Cluster
- ADAS
- Automotive Display
- Other Electronic Equipment

### Typical Application




Figure 1. Schematic Diagram





Figure 2. Efficiency vs Output Current

## Ordering Information

Ordering Part Number	Package Type	Top Mark
SY2A23003ATWD	DFN1.4x1.8-6 RoHS Compliant and Halogen Free	8rxyz

*x=year code, y=week code, z=lot number code*

## Pinout (top view)



(DFN1.4x1.8-6)

## Pin Description

Pin No	Pin Name	Pin Description
1	EN	Device enable pin, logic-high enable. There is no pull-down resistor inside. Do not leave floating.
2	GND	Ground
3	SW	Switching node
4	VIN	Power supply.
5	MODE	PFM/FCCM mode selection. When the MODE pin is high, the device is forced to operate in FCCM. When the pin is low, the device enters PFM in light-load operation. There is no pull-down resistor inside. Do not leave floating.
6	FB	Output voltage feedback pin. The output voltage reference is 0.6V.

## Block Diagram




Figure 3. Functional Block Diagram

## Absolute Maximum Ratings

Parameter (Note 1)	Min	Max	Unit
V <sub>IN</sub>	-0.3	6.5	V
FB, EN, MODE	-0.3	V <sub>IN</sub> + 0.3	
Dynamic SW to GND Voltage in 20ns Duration	-3	V <sub>IN</sub> + 1.5	
Junction Temperature, Operating	-40	150	°C
Lead Temperature (Soldering, 10 sec.)		260	
Storage Temperature	-65	150	
<b>ESD Susceptibility</b>			
HBM (Human Body Model)		2000	V
CDM (Charge Device Model) All Pins		500	

## Thermal Information

Parameter (Note 2)	Typ	Unit	
θ <sub>JA</sub> Junction-to-Ambient Thermal Resistance	125	°C/W	
θ <sub>JB</sub> Junction-to-Board Thermal Resistance	69		
θ <sub>JC_top</sub> Junction-to-Case Top Thermal Resistance	29		
Ψ <sub>JT</sub> Junction-to-Top Characterization Parameter	4		
<b>Parameter (Note 3)</b>		<b>Typ</b>	<b>Unit</b>
θ <sub>JA</sub> Junction-to-Ambient Thermal Resistance	60	°C/W	
θ <sub>JB</sub> Junction-to-Board Thermal Resistance	31		
θ <sub>JC_top</sub> Junction-to-Case Top Thermal Resistance	29		
Ψ <sub>JT</sub> Junction-to-Top Characterization Parameter	3		

## Recommended Operating Conditions

Parameter (Note 4)	Min	Max	Unit
V <sub>IN</sub>	2.8	5.5	V
Ambient Temperature	-40	125	°C
Junction Temperature	-40	150	°C

## Electrical Characteristics

( $2.8V \leq V_{IN} \leq 5.5V$ ,  $-40^{\circ}C \leq T_J \leq 125^{\circ}C$ . typical values at  $V_{IN} = 5V$  and  $T_J = 25^{\circ}C$ , unless otherwise noted)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
VIN	UVLO Rising Threshold	$V_{UVLO\_R}$	2.6	2.7	2.8	V
	UVLO Falling Threshold	$V_{UVLO\_F}$	2.45	2.55	2.65	
	Shutdown Current A	$I_{SDA}$	$V_{EN} = 0V, T_J = 25^{\circ}C$		1	$\mu A$
	Shutdown Current B	$I_{SDB}$	$V_{EN} = 0V, T_J = 125^{\circ}C$		6	
	Quiescent Current	$I_Q$	$V_{MODE} = \text{logic low}, V_{EN} = \text{logic high}, \text{no load}$		22	
EN	EN Logic 1 Threshold	$V_{EN\_H}$	1.2			V
	EN Logic 0 Threshold	$V_{EN\_L}$			0.4	
Power Stage	Switching Frequency	$f_{sw}$	2	2.35	2.7	MHz
	HS FET $R_{DS(ON)}$	$R_{DS(ON)\_HS}$	$V_{IN} = 5V$		83	$m\Omega$
	LS FET $R_{DS(ON)}$	$R_{DS(ON)\_LS}$	$V_{IN} = 5V$		43	
	Discharge Resistor	$R_{DISCHARGE}$			200	$\Omega$
Feedback and Soft-Start	Output Feedback Reference	$V_{REF}$	594	600	606	mV
	Soft-Start Time	$t_{ss}$	0.1	0.25	0.5	ms
Mode	Input Bias Current	$I_{IN}$		0.01	1	$\mu A$
	Logic 1 Threshold	$V_{MODE\_H}$	1.2			V
	Logic 0 Threshold	$V_{MODE\_L}$			0.4	
Thermal Shutdown	Thermal Shutdown Threshold	$T_{SD}$	150	165	180	$^{\circ}C$
	Thermal Shutdown Hysteresis	$T_{SDHYS}$	10	15	20	
Current Limit	Peak Current Limit	$I_{LIMIT\_P}$	4.0	5.0	6.0	A
	Valley Foldback Current Limit	$I_{LIMIT\_V}$	2.3	3.5	4.5	
	Negative Valley Current Limit	$I_{LIMIT\_N}$	1	1.6	2.2	
Short-Circuit Protection	Short-Circuit Threshold	$V_{SCP}$	$V_{FB}$ as percent of $V_{REF}$		20	$\%V_{REF}$
	Short-Circuit Response Time	$t_{SCP}$	From $V_{FB} < V_{SCP}$ to stop switching. No delay on the other side, $V_{IN} = 5V$ .		5	$\mu s$

**Note 1:** Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.







**Note 2:** The parameters are measured in the natural convection at  $T_A = 25^{\circ}C$ . Device mounted on 4-layer test board of JESD51-7 thermal measurement standard.

**Note 3:** The parameters are measured in the natural convection at  $T_A = 25^{\circ}C$ . Device mounted on Silergy 4-layer, 6” x 6” FR-4 substrate PCB, 1oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.


**Note 4:** The device is not guaranteed to electrical parameter outside its test conditions of EC Table.

## Typical Performance Characteristics

( $T_A = 25^\circ\text{C}$ ,  $V_{IN} = 5\text{V}$ ,  $V_{OUT} = 1.8\text{V}$ ,  $L = 0.47\mu\text{H}$ ,  $C_{OUT} = 22\mu\text{F}$ , unless otherwise noted)




**Startup from VEN**  
( $V_{IN}=5V, V_{OUT}=1.8V, I_{OUT}=3A$ )




Time (10ms/div)

**Shutdown from VEN**  
( $V_{IN}=5V, V_{OUT}=1.8V, I_{OUT}=3A$ )




Time (10ms/div)

**Output Ripple**  
( $V_{IN}=5V, V_{OUT}=1.8V, I_{OUT}=0A$ )




Time (40ms/div)

**Output Ripple**  
( $V_{IN}=5V, V_{OUT}=1.8V, I_{OUT}=3A$ )




Time (400ns/div)

**Output Short Circuit**  
( $V_{IN}=5V, V_{OUT}=1.8V, I_{OUT}=0A$ )






Time (2ms/div)

**Output Short Circuit**  
( $V_{IN}=5V, V_{OUT}=1.8V, I_{OUT}=3A$ )



Time (2ms/div)



## Applications Information

The SY2A23003A high-efficiency synchronous Buck converter can deliver 3A output current over an input voltage range from 2.8V to 5.5V. It uses built-in power MOSFETs to supply a resistor-configurable output voltage between 0.6V and  $V_{IN}$ . The fixed 2.35MHz switching frequency allows for small external inductor and capacitor values.


The selection process for the feedback resistors ( $R_{TOP}$  and  $R_{BOT}$ ), output inductor  $L$ , input capacitor  $C_{IN}$ , and output capacitor  $C_{OUT}$  is described in the following sections.

### Feedback Resistor Dividers $R_{TOP}$ and $R_{BOT}$

Choose  $R_{TOP}$  and  $R_{BOT}$  to program the proper output voltage. Choose large resistance values between 10k $\Omega$  and 1M $\Omega$  for both  $R_{TOP}$  and  $R_{BOT}$  to minimize power consumption under light loads (refer to the Typical Application section for recommended feedback Resistor values).

The output voltage can be configured using the following equation:

$$V_{OUT} = \left(1 + \frac{R_{TOP}}{R_{BOT}}\right) \times V_{FB}$$



where  $V_{FB}$  has a value of 0.6V (typ).

### Output Inductor L

Consider the following when choosing this inductor:

- 1) Choose the inductance to provide a ripple current that is approximately 40% of the maximum output current. The recommended inductance is calculated as:

$$L = \frac{V_{OUT}(1 - V_{OUT} / V_{IN,MAX})}{f_s \times I_{OUT,MAX} \times 0.4}$$

Where  $f_s$  is the switching frequency and  $I_{OUT,MAX}$  is the maximum load current.

The SY2A23003A has high tolerance for ripple current amplitude variation. As a result, the final choice of inductance can vary slightly from the calculated value with no significant performance impact.

- 2) The inductor's saturation current rating must be greater than the peak inductor current under full load:

$$I_{SAT\_MIN} > I_{OUT\_MAX} + \frac{V_{OUT} \times (1 - V_{OUT} / V_{IN\_MAX})}{2f_s \times L}$$

- 3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency. Choose an inductor with smaller DCR to achieve a good overall efficiency.

### Input Capacitor $C_{IN}$

The ripple current through the input capacitor is calculated as:

$$I_{CIN\_RMS} = I_{OUT\_MAX} \times \sqrt{D \times (1 - D)}$$

The capacitance of the input capacitor is calculated as:

$$C_{IN} = \frac{I_{OUT} \times V_{OUT} \times (V_{IN} - V_{OUT})}{\Delta V_{IN} \times f_s \times \eta \times V_{IN}^2}$$

where  $\Delta V_{IN}$  is the maximum allowed input voltage ripple.

For reliable operation, place a typical X7R or better grade ceramic capacitor close to the  $V_{IN}$  and GND pins. Care should be taken to minimize the loop area formed by  $C_{IN}$  and the  $V_{IN}/GND$  pins. A 10 $\mu$ F (0603) low-ESR ceramic capacitor is recommended in this case.

### Output Capacitor $C_{OUT}$

Select the output capacitor  $C_{OUT}$  to handle the output ripple requirements. Both steady-state ripple and transient requirements must be taken into consideration when selecting  $C_{OUT}$ . It is recommended to use an X7R or better grade ceramic capacitor (refer to the Typical Application section for recommended capacitance values).

## Operation

### Current Mode Control

The SY2A23003A uses a fixed frequency peak current mode control architecture. The peak current through the HS FET is added to the slope compensation ramp and fed into the positive input of the PWM comparator. The output voltage is also sensed through an external feedback resistor divider network and fed into the error amplifier negative input. The output of the error amplifier is fed into the negative input of the PWM comparator. At the start of any switching cycle, the oscillator sets the RS latch by using the switch logic block. This forces a high signal on the gate of HS FET and the HS FET turns on. When the voltage on the positive input of the PWM comparator exceeds the negative input, the RS latch is reset and the HS FET turns off.

### ON-OFF Sequence

When the device is enabled and the input voltage is above the UVLO threshold, the internal reference is activated and the analog circuits are settled. Afterwards, the soft-start is activated and the output voltage is ramped up.




Figure 4. VIN ON/OFF Sequence

The device is enabled by setting the EN pin high. Once the EN pin is set high, the output voltage ramps up from 10% to 90% of nominal value with  $t_{ss}$  of 250 $\mu$ s (typical).




Figure 5. EN ON/OFF Sequence

### Adaptive Frequency Fold-back at Min Toff Operation (Dropout)

The SY2A23003A provides adaptive frequency reduction during large-duty-cycle operation when minimum  $T_{OFF}$  is reached. Unlike conventional peak-current control, this approach ensures the stability of the circuit during dropout operation. When  $V_{IN}$  drops below the configured  $V_{OUT}$  voltage, the SY2A23003A will enter dropout mode, wherein its high-side FET will always be ON. Normal operation resumes when  $V_{IN}$  exceeds the target  $V_{OUT}$  level.

### Light Load Operation

The SY2A23003A supports automatic PWM/PFM operation when the external MODE pin is set low. The converter operates in fixed-frequency PWM mode at medium to heavy loads, and in PFM mode during light loads, maintaining high efficiency over the entire load-current range.

## Protection Features

The SY2A23003A provides integrated output short-circuit protection, output overcurrent protection, and thermal shutdown protection.

Table 1. Protection Features

Protection	Threshold	Deglintch Time	Operation
Thermal Shutdown	Rising: 165°C Falling: 150°C	-	Shutdown when temperature > 165°C Restart when temperature < 150°C
Cycle by Cycle Current Limit	5A		Peak limit = valley limit; Valley Foldback to 70% after 3 cycles.
Output SCP	$V_{FB} < 30\%V_{REF}$	10 $\mu$ s	Hiccup time 3.5ms.

### Current Limit

The SY2A23003A features cycle-by-cycle current-limit protections. When the current-sense amplifier detects a voltage that exceeds the peak current limit, the power switch is turned off for the remainder of the cycle. See Figure 6.




Figure 6. Cycle-by-Cycle Current Limit

## Short Circuit Protection

The SY2A23003A will attempt to protect the power MOSFET from damage in the event of a short circuit at the output. After the initial short-circuit blanking time  $t_{scp}$ , when the output voltage falls below the short-circuit threshold, the device will be turned off for the hiccup time and then go through the soft-start time  $t_{ss}$ . See Figure 7.




Figure 7. Short Circuit Protection

## Overtemperature Protection

The SY2A23003A enters thermal shutdown when the junction temperature exceeds 165°C (typical). In this mode, the high-side switch and low-side switch are turned off. When the junction temperature falls below 150°C (typical), the Buck will automatically be re-enabled. See Figure 8.





Figure 8. Overtemperature Protection

## Application Schematic ( $V_{OUT}=1.8V$ )



## BOM List

Reference Designator	Description	Part Number	Manufacturer
C <sub>IN1</sub>	47 $\mu$ F/50V Electrolytic Capacitor		
C <sub>IN2</sub>	10 $\mu$ F/6.3V/X7T, 0603	GCM188D70J106ME36D	muRata
C <sub>OUT1</sub>	22 $\mu$ F/6.3V/X7T, 0603	GRM188D70J226ME01D	muRata
L	0.47 $\mu$ H/inductor, 5.2A	DFE252012PD-R47M=P2	muRata
C <sub>FF</sub>	22pF/50V/C0G, 0603		
R <sub>H</sub>	200k $\Omega$ , 1%, 0603		
R <sub>L</sub>	100k $\Omega$ , 1%, 0603		
R <sub>MODEH</sub>	10k $\Omega$ , 1%, 0603		
R <sub>MODEL</sub>	1M $\Omega$ , 1%, 0603		
R <sub>ENH</sub>	10k $\Omega$ , 1%, 0603		
R <sub>ENL</sub>	1M $\Omega$ , 1%, 0603		

## Recommend Component Values for Typical Applications

V <sub>OUT</sub> (V)	R <sub>H</sub> (k $\Omega$ )	R <sub>L</sub> (k $\Omega$ )	C <sub>FF</sub> (pF)	L/Part Number	C <sub>OUT</sub>
0.6	0	NC	NC	0.47 $\mu$ H/DFE252012PD-R47M=P2	22 $\mu$ F*2/6.3V, 0603, X7T
0.85	49.9	120	47	0.47 $\mu$ H/DFE252012PD-R47M=P2	22 $\mu$ F/6.3V, 0603, X7T
1.2	100	100	22	0.47 $\mu$ H/DFE252012PD-R47M=P2	22 $\mu$ F/6.3V, 0603, X7T
1.8	200	100	22	0.47 $\mu$ H/DFE252012PD-R47M=P2	22 $\mu$ F/6.3V, 0603, X7T
3.3	270	60.4	47	0.47 $\mu$ H/DFE252012PD-R47M=P2	22 $\mu$ F/6.3V, 0603, X7T

## Layout Design

Follow these PCB layout guidelines for optimal performance and thermal dissipation:

- Maximize the PCB copper area connected to the GND pin to achieve the best thermal and noise performance. Using a separate layer as a ground plane is highly recommended.

- To avoid EMI, minimize the PCB copper area associated with the SW pin.
- To avoid potential noise, ensure that the feedback components  $R_H$  and  $R_L$ , and the trace connecting to the FB pin, are **not** adjacent to the SW net on the PCB layout.






Figure 9. Layout Design Suggestion

**DFN1.4x1.8-6 Package Outline Drawing**




**Top View**



**Bottom View**



**Side View**




**Recommended PCB Layout  
(Reference only)**

**Note:** All dimensions are in millimeters and exclude mold flash and metal burr.


## Taping & Reel Specification

### Taping Orientation

DFN1.4x1.8



### Carrier Tape & Reel Specification for Packages



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
DFN1.4x1.8	8	4	7"	400	400	3000

Others: NA

## Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

<b>Date</b>	<b>Revision</b>	<b>Change</b>	<b>Pages Changed</b>
Dec. 29, 2023	Revision 1.0	Initial Release.	-
Feb. 27, 2024	Revision 1.0A	Add Recommended PCB Layout.	Page 13
		Update description of reference accuracy in Key Feature.	Page 1
		Delete description of Hiccup-Mode Overcurrent Protection in Key Feature.	
Jun. 24, 2024	Revision 1.0B	Reference voltage accuracy increased from $\pm 1.5\%$ to $\pm 1\%$ .	Page 1 and 4

**IMPORTANT NOTICE**

- 1. Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
- 2. Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
- 3. Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
- 4. Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
- 5. Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
- 6. No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: [www.silergy.com](http://www.silergy.com)

© 2024 Silergy Corp.

**All Rights Reserved.**