

### General Description

The SY20703B is a 3A current capacity and low drop out voltage regulator, which features very fast transient recovery from input voltage surges and output load current changes. The SY20703B has an adjustable output which can be set by two external resistors to a voltage between 1.24V to  $V_{IN}$ . The SY20703B with fully protection includes over current limit, output short protection and over temperature operation.

### Ordering Information

SY20703 □(□□□)

Package Code  
Optional Spec Code

Ordering Number	Package type	Note
SY20703BMAB	TO263-5	----

### Features

- High Current Capability:3A over Full Temperature Range
- Low Dropout Voltage of 450mV at Full Load 3A
- Extremely-fast Transient Response
- Zero-current Shutdown Mode
- Adjustable Output Voltage
- Low Ground Current
- Protection:
  - 1) Over Current Limit
  - 2) Output Short Circuit Protection
  - 3) Over Temperature Protection
- Packages: TO263-5
- RoHS Compliant and Halogen Free

### Application

- Industry Application
- Medical Imaging
- Smart Metering

### Typical Application




Figure1. Adjustable Output Regulator





Figure2. Load Transient


## Pinout (top view)



Top Mark: DTMxyz (Device code: DTM; x=year code, y=week code, z=lot number code)

Pin Name	Pin Number	Pin Description
EN	1	Enable (Input): Active-high CMOS compatible control input. Do not leave it floating.
IN	2	INPUT: Unregulated input, +3V to +55V maximum. A 10 $\mu$ F capacitor connected from this pin to GND is recommended.
GND	3, TAB	GND: Ground pin. TAB is also connected internally to the IC's ground.
OUT	4	OUTPUT: The regulator output voltage. A 10 $\mu$ F capacitor connected from this pin to GND is recommended.
ADJ	5	Feedback voltage: 1.24V feedback from external resistor divider.

## Block Diagram



**Figure3. Block Diagram**

### Absolute Maximum Ratings (Note 1)

IN, EN, OUT, ADJ-----	-0.3V to 55V
Power Dissipation, P <sub>D</sub> @ T <sub>A</sub> = 25°C TO263-5 -----	3.8W
Package Thermal Resistance (Note 2)	
θ <sub>JA</sub> -----	26.5°C/W
θ <sub>JC</sub> -----	24.1°C/W
Junction Temperature Range -----	-40°C to 150°C
Lead Temperature (Soldering, 10 sec.) -----	260°C
Storage Temperature Range -----	-65°C to 150°C

### Recommended Operating Conditions (Note 3)

Supply Input Voltage -----	3V to 55V
EN, OUT, ADJ-----	0V to 55V
Junction Temperature Range -----	-40°C to 125°C
Ambient Temperature Range -----	-40°C to 85°C

### Electrical Characteristics

(V<sub>IN</sub> = 5V, V<sub>OUT</sub>=3.3V, I<sub>OUT</sub> = 100mA, T<sub>J</sub> = -40°C ~85°C, unless otherwise specified.)

Parameter	Symbol	Test Conditions	Min	Typical	Max	Unit
Input Voltage	V <sub>IN</sub>		3		55	V
Input Voltage UVLO Threshold	V <sub>UVLO</sub>	V <sub>IN</sub> rising		2.6	2.8	V
UVLO Hysteresis	V <sub>UVLO,HYS</sub>			200		mV
Soft-start Time	t <sub>SS</sub>		1	2	4	ms
Enable Input Logic-high Voltage	V <sub>EN,H</sub>	V <sub>IN</sub> = V <sub>OUT</sub> +1V	2.4			V
Enable Input Logic-low Voltage	V <sub>EN,L</sub>				0.8	V
Current Limit	I <sub>LMT</sub>		3.7	4.5	5.4	A
Thermal Shutdown Temperature	T <sub>SD</sub>			150		°C
Thermal Shutdown Hysteresis	T <sub>HYS</sub>			20		°C
Output Short Protection Threshold	V <sub>ADJ,SHORT</sub>	V <sub>FB</sub> falling	40	50	60	% V <sub>REF</sub>
Output Short off Time	t <sub>short_off</sub>			15		ms
IN Pin to OUT pin Leakage Current	I <sub>Leakage</sub>	EN=0, V <sub>IN-OUT</sub> =55V			1.2	μA
Line Regulation	ΔV <sub>LNR</sub>	I <sub>OUT</sub> = 10mA, (V <sub>OUT</sub> + 1V) ≅ V <sub>IN</sub> ≅ 55V, T <sub>A</sub> =25°C		0.1	0.5	%
Load Regulation	ΔV <sub>LDR</sub>	V <sub>IN</sub> = V <sub>OUT</sub> + 1V, 10mA ≅ I <sub>OUT</sub> ≅ 3A, T <sub>A</sub> =25°C		0.2	1	%
Dropout Voltage	ΔV <sub>DROP</sub>	I <sub>OUT</sub> = 100mA		15	29	mV
		I <sub>OUT</sub> = 750mA		115	213	mV
		I <sub>OUT</sub> = 1.5A		225	432	mV
		I <sub>OUT</sub> = 3A		450	863	mV
Power Supply Rejection	PSRR	Frequency=100Hz, C <sub>OUT</sub> =10μF, T <sub>A</sub> =25°C		70		dB
		Frequency=100kHz, C <sub>OUT</sub> =10μF, T <sub>A</sub> =25°C		40		

Parameter	Symbol	Test Conditions	Min	Typical	Max	Unit
<b>Ground Current</b>						
Ground Current	I <sub>GND</sub>	IC shut down		1	5	μA
		I <sub>OUT</sub> = 0, V <sub>IN</sub> =V <sub>OUT</sub> +1V		80	120	μA
		I <sub>OUT</sub> = 1.5A, V <sub>IN</sub> =V <sub>OUT</sub> +1V		0.73	5	mA
		I <sub>OUT</sub> = 3A V <sub>IN</sub> =V <sub>OUT</sub> +1V		5	8	mA
<b>Reference Voltage</b>						
Reference Voltage	V <sub>REF</sub>		1.215	1.24	1.265	V
ADJ Pin Bias Current	I <sub>ADJ_BIAS</sub>	EN=0, ADJ pin floating			50	nA


**Note 1:** Stresses beyond “Absolute Maximum Ratings” may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

**Note 2:**  $\theta_{JA}$  is measured in the natural convection at T<sub>A</sub> = 25°C on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard.


**Note 3:** The device is not guaranteed to function outside its operating conditions.

## Typical Operating Characteristics


Shutdown Current vs. Input Voltage  
(EN=0V, ADJ short to Output)




Quiescent Current vs. Input Voltage  
(EN=3V, ADJ short to Output, Null load)




Dropout Voltage vs. Output Current  
(V<sub>IN</sub>=EN=5V, ADJ=1V)




Load Regulation



Line Regulation




PSRR



### Load Transient


( $V_{IN}=5V$ ,  $V_{OUT}=3.3V$ ,  $C_{IN}=C_{OUT}=10\mu F$ (ceramic),  
 $I_{OUT}=10mA \rightarrow 3A \rightarrow 10mA$ )



Time(2ms/div)

### Line Transient


( $V_{IN}=5V \rightarrow 8V \rightarrow 5V$ ,  $V_{OUT}=3.3V$ ,  $I_{OUT}=3A$ ,  
 $C_{IN}=C_{OUT}=10\mu F$ (ceramic))



Time(2ms/div)

### Startup from Enable


( $V_{IN}=5V$ ,  $V_{OUT}=3.3V$ ,  $C_{IN}=C_{OUT}=10\mu F$ ,  $I_{OUT}=3A$ )



Time(800μs/div)

### Shutdown from Enable


( $V_{IN}=5V$ ,  $V_{OUT}=3.3V$ ,  $C_{IN}=C_{OUT}=10\mu F$ ,  $I_{OUT}=3A$ )



Time(20μs/div)

### Startup from VIN


( $V_{IN}=5V$ ,  $V_{OUT}=3.3V$ ,  $C_{IN}=C_{OUT}=10\mu F$ ,  $I_{OUT}=3A$ )



Time(2ms/div)


### Shutdown from VIN

( $V_{IN}=5V$ ,  $V_{OUT}=3.3V$ ,  $C_{IN}=C_{OUT}=10\mu F$ ,  $I_{OUT}=3A$ )




Time(400μs/div)

Short Circuit Response  
( $V_{IN}=5V$ ,  $V_{OUT}=3.3V$ ,  $C_{IN}=C_{OUT}=10\mu F$ )



Time(4µs/div)

Output Short Off Time Test  
( $V_{IN}=5V$ ,  $V_{OUT}=3.3V$ ,  $C_{IN}=C_{OUT}=10\mu F$ )




Time(20ms/div)

## Application information

The SY20703B is a 3A linear regulator with a low drop out voltage. Like any low-dropout regulator, the SY20703B requires input and output decoupling capacitors.

### Feedback Resistor Dividers $R_{FB1}$ and $R_{FB2}$

Choose  $R_{FB1}$  and  $R_{FB2}$  to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both  $R_{FB1}$  and  $R_{FB2}$ . A value of between  $10k\Omega$  and  $1M\Omega$  is highly recommended for both resistors. If  $V_{OUT}$  is 3.3V,  $R_{FB1} = 84.5k\Omega$  is chosen, then using following equation,  $R_{FB2}$  can be calculated to be  $50.8k\Omega$ :

$$R_{FB2} = \frac{1.24V}{V_{OUT} - 1.24V} R_{FB1}$$


### Input Capacitor $C_{IN}$

An input capacitor about  $10\mu F$  is required between the device input pin and ground pin. A typical X5R or better grade ceramic capacitor is recommended in this application. This input capacitor must be located close to the device to minimize the input noise.

### Output Capacitor $C_{OUT}$

For transient stability, the SY20703B is designed specifically to work with very small ceramic output capacitors.  $10\mu F$  output capacitance can be used in this application. Higher capacitance values help to improve transient. The output capacitor's ESR is critical because it forms a zero to provide phase lead which is required for loop stability.

### Dropout Voltage

The SY20703B has a very low dropout voltage due to its extra low  $R_{DS(ON)}$  of the main PMOS determines the lowest usable supply.

$$V_{DROPOUT} = V_{IN} - V_{OUT} = R_{DS(ON)} \times I_{OUT}$$

### Over Current and Short Circuit Protection

The device includes over current and short circuit protection. The current limitation circuit regulates the output current to its limitation threshold to protect IC from damage. Under over current or short circuit condition, the power loss of the IC is relative high. And that may trigger the thermal protection.

When short circuit protection is triggered, the device will reboot after about 15ms.

### Thermal Considerations

The SY20703B can deliver a current of up to 3A over the full operating junction temperature range. However, the maximum output current must be derated at higher ambient temperature to ensure the junction temperature does not exceed  $125^{\circ}C$ . With all possible conditions, the junction temperature must be within the range specified under operating conditions. Power dissipation can be calculated based on the output current and the voltage drop across regulator.

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{GND}$$


The final operating junction temperature for any set of condition can be estimated by the following thermal equation:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

Where  $T_{J(MAX)}$  is the maximum junction temperature of die ( $125^{\circ}C$ ) and  $T_A$  is the maximum ambient temperature. The junction to ambient thermal resistance ( $\theta_{JA}$ ) footprint is  $26.5^{\circ}C/W$  for TO263-5 package.

### Load Transient Considerations

The SY20703B integrates the compensation components to achieve good stability and fast transient responses. In some applications, adding a small ceramic capacitor in parallel with  $R_{FB1}$  may further speed up the load transient responses and is thus recommended for applications with large load transient step requirements.




### Layout Design

Good board layout practices must be used or instability can be induced because of ground loops and voltage drops, and large PCB copper area can improve the thermal performance. The input and output capacitors MUST be directly connected to the input, output, and ground pins of the device using traces which have no other currents flowing through them.

The best way to do this is to layout  $C_{IN}$  and  $C_{OUT}$  near the device with short traces to the  $V_{IN}$ ,  $V_{OUT}$ , and ground pins. The regulator ground pin should be


connected to the external circuit ground so that the regulator and its capacitors have a “single point ground”.

Below is the recommended PCB layout diagram:




**Figure4. SY20703BMAC PCB Layout Suggestion**


**TO263-5 Package Outline Drawing**




**Top View**



**Bottom View**



**Side View**




**Recommended PCB Layout  
(Reference only)**

**Notes: All dimension in millimeter and exclude mold flash & metal burr.**

## Taping & Reel Specification


### 1. Taping Orientation for Packages

TO263-5



Feeding direction →

### 2. Carrier Tape & Reel specification for packages



Package type	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel(pcs)
TO263-5	12	8	13"	400	400	800

### 3. Others: NA

## Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

<b>Date</b>	<b>Revision</b>	<b>Change</b>
Dec.04, 2024	Revision 1.0	Update the package outline for TO263-5 (page11)
Dec.29, 2020	Revision 0.9	Initial Release

**IMPORTANT NOTICE**

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
2. **Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
5. **Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
6. **No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: [www.silergy.com](http://www.silergy.com)

©2024 Silergy Corp.

**All Rights Reserved.**