

General Description

The SY20732DAC is a high-performance positive voltage regulator designed for applications which require very low input voltage and very low dropout voltage at up to 2A output. It operates with a V_{IN} as low as 1.4V, with output voltage programmable as low as 0.5V. The SY20732DAC features ultra-low dropout, ideal for applications where V_{OUT} is very close to V_{IN} . Additionally, it has an enable pin to further reduce power dissipation while shutdown. The device provides excellent regulation over variations in line, load and temperature.

The SY20732DAC has an adjustable output which can be set by two external resistors. The SY20732DAC is available in the DFN3×3-8 package.

Features

- Input Voltage as Low as 1.4V
- 450mV Dropout @ 2A
- Adjustable Output from 0.5V
- 0.9ms Internal Soft-start Minimizes Inrush Current
- 10μA Quiescent Current in Shutdown
- Over Current and Over Temperature Protection
- Enable Control: Default High
- Reverse Blocking from Output to Input
- RoHS Compliant and Halogen Free
- Package: DFN3×3-8

Applications

- Telecom/Networking Cards
- Motherboards/Peripheral Cards
- Industrial Applications
- Wireless Infrastructure
- Set Top Box
- Medical Equipment
- Notebook Computers
- Battery Powered Systems

Typical Application




Figure1. Schematic Diagram


Ordering Information

Ordering Part Number	Package Type	Top Mark
SY20732DAC	DFN3×3-8 RoHS Compliant and Halogen Free	EHWxyz

Device code: EHW

x = year code, y = week code, z = lot number code

Pinout (top view)



Pin Name	Pin Number	Pin Description
NC	1, 6, 8	NO internal connection.
OUT	2	Output pin. A minimum of 22μF capacitor should be placed directly at this pin.
ADJ	3	Feedback voltage input. If external feedback resistors are used, the output voltage will be determined by the resistor ratio.
EN	4	Enable control input (Active-High). Pulling this pin below 0.4V turns the regulator off, reducing the quiescent current to a fraction of its operating value. The device will be enabled if this pin is left open.
GND	5, Exposed Pad	Ground pin. The exposed pad must be soldered to a large PCB and connected to GND for maximum power dissipation.
IN	7	Input supply pin. For regulation at full load, the input to this pin must be between ($V_{OUT} + 0.4V$) and 6V. Minimum input voltage is 1.4V. A large bulk capacitance should be placed closely to this pin to ensure that the input supply does not sag below 1.4V. Also, a minimum of 10μ F ceramic capacitor should be placed directly at this pin.

Block Diagram




Figure2. Block Diagram

Absolute Maximum Ratings

Parameter (Note 1)	Min	Max	Unit
IN, EN, OUT, ADJ	-0.3	7	V
Lead Temperature (Soldering, 10s)		260	°C
Junction Temperature, Operating	-40	150	
Storage Temperature	-65	150	

Thermal Information

Parameter (Note 2)	Typ	Unit
θ_{JA} Junction-to-Ambient Thermal Resistance	41	°C/W
θ_{JC} Junction-to-Case Thermal Resistance	5	
P_D Power Dissipation $T_A = 25^\circ\text{C}$	2.439	W

Recommended Operating Conditions

Parameter (Note 3)	Min	Max	Unit
IN	1.4	6	V
Maximum Output Current		2	A
Junction Temperature, Operating	-40	125	°C

Electrical Characteristics

($V_{IN} = V_{EN} = 1.4$ to 6V ; $V_{OUT} = V_{ADJ} = 0.5\text{V}$; $I_{OUT} = 10\mu\text{A}$ to 2A , $C_{IN} = 10\mu\text{F}$; $C_{OUT} = 22\mu\text{F}$; $T_J = -40^\circ\text{C}$ to $+125^\circ\text{C}$. Typical values are at $T_J = 25^\circ\text{C}$, unless otherwise specified. The values are guaranteed by test, design or statistical correlation.)

Parameter	Symbol	Test Conditions	T_J	Min	Typ	Max	Unit
Input Voltage Range	V_{IN}		$-40^\circ\text{C} \sim 125^\circ\text{C}$	1.4		6	V
Reference Accuracy	V_{REF}	$V_{IN} = 3.3\text{V}$, $I_{OUT} = 10\text{mA}$	25°C	0.495	0.5	0.505	V
		$1.4\text{V} < V_{IN} < 6\text{V}$, $10\text{mA} < I_{OUT} < 2\text{A}$	$-40^\circ\text{C} \sim 125^\circ\text{C}$	0.49	0.5	0.51	
			$-40^\circ\text{C} \sim 125^\circ\text{C}$	0.485	0.5	0.515	
Line Regulation		$I_{OUT} = 10\text{mA}$	25°C		0.2		%/V
Load Regulation		$10\text{mA} \leq I_{OUT} \leq 2\text{A}$	25°C		0.3		%/A
Shutdown Current	I_{SD}	$V_{IN} = 6.0\text{V}$, $V_{EN} = 0\text{V}$	$-40^\circ\text{C} \sim 125^\circ\text{C}$		10	50	μA
Ground pin current	I_{GND}	$V_{IN} = 3.3\text{V}$, $I_{OUT} = 0\text{A}$	$-40^\circ\text{C} \sim 125^\circ\text{C}$			3	mA
Dropout Voltage	V_{DO}	$I_O = 1\text{A}$	$1.4\text{V} \leq V_{IN} < 3\text{V}$	$-40^\circ\text{C} \sim 125^\circ\text{C}$		400	mV
			$3\text{V} \leq V_{IN} \leq 6\text{V}$	$-40^\circ\text{C} \sim 125^\circ\text{C}$	110	250	
		$I_O = 1.5\text{A}$	$1.4\text{V} \leq V_{IN} < 3\text{V}$	$-40^\circ\text{C} \sim 125^\circ\text{C}$		500	
			$3\text{V} \leq V_{IN} \leq 6\text{V}$	$-40^\circ\text{C} \sim 125^\circ\text{C}$	170	350	
		$I_O = 2\text{A}$	$1.6\text{V} \leq V_{IN} < 3\text{V}$	$-40^\circ\text{C} \sim 125^\circ\text{C}$		600	
			$3\text{V} \leq V_{IN} \leq 6\text{V}$	$-40^\circ\text{C} \sim 125^\circ\text{C}$	235	450	
Minimum Load Current	$I_{O,MIN}$		$-40^\circ\text{C} \sim 125^\circ\text{C}$			10	μA
Output Current Limit	I_{LIMIT}	$V_{IN} = 1.4\text{V}$	$-40^\circ\text{C} \sim 125^\circ\text{C}$	1.9			A
		$V_{IN} = 1.5\text{V}$	$-40^\circ\text{C} \sim 125^\circ\text{C}$	2			A
		$V_{IN} = 3.3\text{V}$	$-40^\circ\text{C} \sim 125^\circ\text{C}$	2.1	3	4.4	A
Feedback Pin Current	I_{FB}	$V_{IN} = V_{REF}$	$-40^\circ\text{C} \sim 125^\circ\text{C}$		80	200	nA
EN High Level	$V_{EN(HI)}$	$V_{IN} = 3.3\text{V}$	$-40^\circ\text{C} \sim 125^\circ\text{C}$	1.2			V
EN Low Level	$V_{EN(LO)}$	$V_{IN} = 3.3\text{V}$	$-40^\circ\text{C} \sim 125^\circ\text{C}$			0.4	V
Enable pin current	I_{EN}	$EN = 0\text{V}$, $V_{IN} = 3.3\text{V}$	$-40^\circ\text{C} \sim 125^\circ\text{C}$	1.5		10	μA

Parameter	Symbol	Test Conditions		T _J	Min	Typ	Max	Unit
Soft-start Time	t _{SS}	V _{IN} =3.3V, 10%V _{OUT} to 90% V _{OUT}		-40°C ~125°C	0.35	0.9	2.1	ms
Power Supply Rejection (Note 4)	PSRR	V _{IN} = 5.0V V _{OUT} = 3.3V I _{OUT} = 100mA	f=100Hz	25°C		50		dB
			f=100kHz	25°C		30		
Thermal Shutdown Threshold (Note 4)	T _{SD}					150		°C
Thermal Shutdown Hysteresis (Note 4)	T _{HYS}					20		°C







Note 1: Stresses beyond “Absolute Maximum Ratings” may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.







Note 2: θ_{JA} is measured in the natural convection at T_A = 25°C on a Silergy evaluation board. Exposed Pad of DFN3×3-8 package is the case position for θ_{JC} measurement.

Note 3: The device is not guaranteed to function outside its operating conditions.

Note 4: Guaranteed by design.


Typical Performance Characteristics





Startup from EN


($V_{IN}=5V$, $V_{OUT}=3.3V$, $C_N=10\mu F$, $C_{OUT}=22\mu F$, Null Load)



Time (200μs/div)

Shutdown from EN


($V_{IN}=5V$, $V_{OUT}=3.3V$, $C_N=10\mu F$, $C_{OUT}=22\mu F$, Null Load)



Time (400ms/div)

Startup from EN


($V_{IN}=5V$, $V_{OUT}=3.3V$, $C_N=10\mu F$, $C_{OUT}=22\mu F$, $I_{OUT}=2A$)



Time (200μs/div)

Shutdown from EN


($V_{IN}=5V$, $V_{OUT}=3.3V$, $C_N=10\mu F$, $C_{OUT}=22\mu F$, $I_{OUT}=2A$)



Time (40μs/div)

Load Transient


($V_{IN}=5V$, $V_{OUT}=3.3V$, $C_{OUT}=22\mu F$, $I_O=Null \rightarrow 1A \rightarrow Null$)





Time (800μs/div)

Load Transient

($V_{IN}=5V$, $V_{OUT}=3.3V$, $C_{OUT}=22\mu F$, $I_O=0.2A \rightarrow 2A \rightarrow 0.2A$)



Time (800μs/div)



Operation

The SY20732DAC is a high-performance positive voltage regulator designed for applications which require very low input voltage and very low dropout voltage at up to 2A output. It operates with a V_{IN} as low as 1.4V, with output voltage programmable as low as 0.5V.

The SY20732DAC features ultra-low dropout, ideal for applications where V_{OUT} is very close to V_{IN} . Additionally, it has an enable pin to further reduce power dissipation while shutdown. The device provides excellent regulation over variations in line, load, and temperature.

Applications Information

Input Capacitor C_{IN} :

To minimize the potential noise problem and improve power-supply rejection ratio (PSRR) and transient response, place a typical X5R or better grade ceramic capacitor close to the IN and GND pins. Care should be taken to minimize the loop area formed by C_{IN} , and IN/GND pins. In this case, a 10 μ F low ESR ceramic capacitor is recommended.

Output Capacitor C_{OUT} :

For stable operation over the full temperature range, a 22 μ F low-ESR ceramic capacitor is recommended. Use 22 μ F to reduce noise, improve load-transient response and PSRR.

Feedback Resistor Dividers R_3 and R_2 :

Choose R_3 and R_2 to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both R_3 and R_2 . A value of between 10k Ω and 1M Ω is highly recommended for both resistors. If V_{OUT} is 3.3V, $R_3=56k\Omega$ is chosen, then using following equation, R_2 can be calculated to be 10k Ω :

$$R_2 = \frac{0.5V}{V_{OUT} - 0.5V} \times R_3$$

Over Current Protection:

The device includes over current protection. The current limitation circuit regulates the output current to its limitation threshold to protect IC from damage.

Under over current condition, the power loss of the IC is relatively high. And that may trigger the thermal protection.

Enable Protection:

The enable pin for the SY20732DAC is active high. The output voltage is enabled when the enable pin voltage is greater than $V_{EN(HI)}$ and disabled with the enable pin voltage is less than $V_{EN(LO)}$. If independent control of the output voltage is not needed, then connect the enable pin to the input.

Thermal Considerations:

The SY20732DAC can deliver a current of up to 2A over the full operating temperature range. However, the maximum output current must be derated at higher ambient temperature. With all possible conditions, the junction temperature must be within the range specified under operating conditions. Power dissipation can be calculated based on the output current and the voltage drop across regulator.

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{GND}$$

The final operating junction temperature for any set of condition can be estimated by the following thermal equation:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

Where $T_{J(MAX)}$ is the maximum junction temperature of die (125 °C) and T_A is the maximum ambient temperature. The junction to ambient thermal resistance (θ_{JA}) footprint is 41°C/W for DFN package.

PCB Layout Guide:

For best performance the SY20732DAC, the following guidelines must be strictly followed:

- 1) Keep all Power traces (V_{IN} / V_{OUT} / GND) as short and wide as possible and use at least 2-ounce copper for all Power traces.
- 2) Place a ground plane under all circuitry to lower both resistance and inductance and improve DC and transient performance.
- 3) Input and output capacitors should be placed closed to the SY20732 and connected to ground plane to reduce noise coupling.







Figure3. PCB Layout Suggestion

DFN3×3-8 Package Outline Drawing




Top view




Detail A

Pin1 Identifier: two options

Bottom view



Side view




**Recommended PCB layout
(Reference only)**


Notes: All dimension in millimeter and exclude mold flash & metal burr.

Tape and Reel Information

1. Tape Dimensions and Pin1 Orientation



2. Reel Dimensions



Package type	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel (pcs)
DFN3x3	12	8	13"	400	400	5000

Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
Sep.12, 2024	Revision 1.0	Initial Release

IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. **Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. **No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2024 Silergy Corp.

All Rights Reserved.