


General Description

The SY5018C is a single stage Flyback and PFC controller targeting at Constant Voltage (CV) applications. The primary side control is applied to reduce the feedback circuit cost. It drives the Flyback converter in the Quasi-Resonant mode for the high efficiency and achieves the high-power factor by a constant on-time control scheme. The adaptive PWM/PFM control is adopted for the highest average efficiency. It integrates the THD compensation to achieve the higher PF and lower THD.

Ordering Information



Ordering Number	Package type	Note
SY5018CFAP	SO8	----

Features

- Primary Side CV Control Eliminates the Opto-coupler.
- Valley Turn-on of the Primary MOSFET to Achieve Low Switching Losses
- Integrate THD Compensation, PF>0.9, THD<20% during 40% Load to 100% Load
- Fast Load Regulation
- Internal High Current MOSFET Driver: 0.1A Sourcing and 0.5A Sinking
- Maximum Switching Frequency Limitation 100kHz
- Compact Package: SO8

Applications

- AC/DC Adapters
- Battery Chargers
- LED Lighting

Typical Applications





Figure 1. Schematic Diagram

Pinout (top view)



(SO8)

Top Mark: FCR.xyz (device code: FCR, x=year code, y=week code, z=lot number code)

Pin	Name	Description
1	COMP	Loop compensation pin. Connect a RC network across this pin and ground to stabilize the control loop.
2	ADJ	Triangular wave compensation loop amplitude can be adjusted by parallel 330nF~560nF ceramic capacitor to GND.
3	ISEN	Current limit pin.
4	GND	Ground pin.
5	DRV	Gate driver pin. Connect this pin to the gate of primary MOSFET with a resistor.
6	VIN	Power supply pin.
7	VSEN	Output voltage and inductor current zero detection Pin. This pin receives the auxiliary winding voltage by a resistor divider.

Block Diagram




Fig.2 Block Diagram

Absolute Maximum Ratings (Note 1)

VIN, DRV	-0.3V to 27V
Supply Current I _{VIN}	20mA
VSEN	-0.3V to 3.6V
ISEN, COMP, ADJ	3.6V
Power Dissipation, @ TA = 25°C SO8	1.1W
Package Thermal Resistance (Note 2)	
SO8, θ _{JA}	88°C/W
SO8, θ _{JC}	45°C/W
Temperature Range	-40°C to 150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	-65°C to 150°C

Recommended Operating Conditions (Note 3)

VIN, DRV	9V~22V
Absolute Maximum Range	-40°C to 150°C

Electrical Characteristics

(V_{IN} = 12V (Note 3), T_A = 25°C unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Power Supply Section						
Input Voltage Range	V _{VIN}		9		22	V
VIN Turn-on Threshold	V _{VIN_ON}		18.5	21.5	23.5	V
VIN Turn-off Threshold	V _{VIN_OFF}		6.5	7.5	8.5	V
VIN OVP Voltage	V _{VIN_OVP}		22	24.5	27	V
Start-up Current	I _{ST}	V _{VIN} < V _{VIN_OFF}	0.75	1.85	3	μA
Shunt Current in OVP Mode	I _{VIN_OVP}	V _{VIN} > V _{VIN_OVP}		15		mA
Error Amplifier Section						
Current Limit Voltage	V _{ISEN_LIMIT}	1.0V > VSEN > 0.2V	0.9	1.0	1.1	V
Protect Current Limit Voltage	V _{ISEN_OCP}		1.2	1.5	1.8	V
V _{FB} at Fast Start-up	V _{FB_LOW}		1.04	1.12	1.2	V
Internal Reference Voltage	V _{REF}		1.225	1.250	1.275	V
Threshold Value of Max V _{FB}	V _{FB_HIGH}		1.32	1.38	1.46	V
OVP Voltage Threshold	V _{FB_OVP}			V _{FB_HIGH} +0.1		V
Blanking Time for OFF Time	T _{OFF_MIN2}	V _{ISEN_HOLD} =0.40V	1.6	2.5	3.4	μs
Gate Driver Voltage	V _{Gate}			12		V
Typical Source Current	I _{SOURCE}			75		mA
Typical Sink Current	I _{SINK}			400		mA
Max ON Time	T _{ON_MAX}	V _{comp} =2.5V	6.5	10	13.5	μs
Min ON Time	T _{ON_MIN}		0.3	0.45	0.6	μs



Maximum Switching Frequency	F _{MAX}		75	100	125	kHz
ADJ ON	V _{ISEN}		220	255	290	mV
ADJ OFF	V _{ISEN}		205	240	275	mV
ADJ Max Current	I _{ADJ}		17.5	20	22.5	uA
Thermal Section						
Thermal Shutdown Temperature	T _{SD}			155		°C

Note 1: Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ_{JA} is measured in the natural convection at $T_A = 25^\circ\text{C}$ on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2” x 2” FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

Note 3: The increase VIN pin voltage gradually higher than V_{VIN_ON} voltage then turn down to 12V.



Operation

The SY5018C is a constant voltage Flyback controller with the primary side control and PFC function that targets at LED lighting applications.

The device provides the primary side control to eliminate the opto-couplers or the secondary feedback circuits, which would cut down the cost of the system. The high-power factor is achieved because of the integrated THD compensation.

The start-up process is optimized inside SY5018C, and the quick start-up (less than 500ms) is achieved without any additional circuit

In order to reduce the switching losses and improve the EMI performance, a Quasi-Resonant switching mode is applied, the power MOSFET is turned on at the voltage valley. The start-up current of SY5018C is rather small (5 μ A typically) to reduce the standby power loss further. The maximum switching frequency is clamped to 100kHz to reduce the switching losses and improve the EMI performance. The specific design is adopted to ensure a good load dynamic performance.

The adaptive PWM/PFM control is adopted for the highest average efficiency.

The SY5018C provides the reliable protections such as Short Circuit Protection (SCP), Over Temperature Protection (OTP), output open protection, transformer shorted protection and power diode shorted protection, etc.

The SY5018C is available with SO8 package.

Applications Information

Start up

After AC supply or DC BUS is powered on, the capacitor C_{VIN} across VIN and GND pin is charged up by the BUS voltage through a start-up resistor R_{ST} . Once V_{VIN} rises to V_{VIN_ON} , the internal blocks will start to work and the PWM output will be enabled.

The output voltage is feedback by VSEN pin, which is taken as V_{FB} . If V_{FB} is lower than the certain threshold V_{FB_LOW} , the output voltage will not be built up, V_{COMP} is pulled up to high clamped; if V_{FB} is higher than

$V_{FB_LOW}+0.05V$, V_{COMP} is charged by the internal gain modulator.




Fig3. Start up

This operation is aimed to build up the enough output voltage for auxiliary winding bias supply as quickly as possible. It is enabled only one time just when V_{VIN} is over V_{VIN_ON} .

V_{COMP} is pre-charged by the internal current source (Typ.12 μ A) to V_{COMP_IC} and hold at this level until fast start up process is finished.

The start-up resistor R_{ST} and C_{VIN} are designed by rules below:

(a) Preset start-up resistor R_{ST} , make sure that the current through R_{ST} is larger than I_{ST} and smaller than I_{VIN_OVP}

$$\frac{V_{BUS}}{I_{VIN_OVP}} < R_{ST} < \frac{V_{BUS}}{I_{ST}}$$

Where V_{BUS} is the BUS line voltage.

(b) Select C_{VIN} to obtain an ideal start-up time t_{ST} , and ensure the output voltage is built up at one time.

$$C_{VIN} = \frac{\left(\frac{V_{BUS}}{R_{ST}} - I_{ST}\right) \times t_{ST}}{V_{VIN_ON}}$$

(d) If the C_{VIN} is not big enough to build up the output voltage at one time. Increase C_{VIN} and decrease R_{ST} , go back to step (a) and redo such design flow until the ideal start up procedure is obtained.

(e) When $V_{FB} < 0.2V$, V_{ISEN} will be limited at 0.4V, when $1.1V \geq V_{FB} \geq 0.2V$, V_{ISEN} will be limited at 1.0V.



Shut down

After AC supply or DC BUS is powered off, the energy stored in the BUS capacitor will be discharged. When the auxiliary winding of Flyback transformer can not supply enough energy to VIN pin, V_{VIN} will drop down. Once V_{VIN} is below V_{VIN_OFF}, the IC will stop working and V_{COMP} will be discharged to zero.

Quasi-Resonant Operation

QR mode operation provides low turn-on switching losses for the Flyback converter.




Fig.4 QR Mode Operation

The voltage across drain and source of the primary MOSFET is reflected by the auxiliary winding of the Flyback transformer. V_{SEN} pin detects the voltage across the auxiliary winding by a resistor divider. When the voltage across drain and source of the primary MOSFET is at voltage valley, the MOSFET would be turned on.

Output Voltage Control

In order to achieve the primary side constant voltage control, the output voltage is detected by the auxiliary winding voltage.




Fig.5 VSEN Pin Connection

As shown in Fig.6, during the off time, the voltage across the auxiliary winding is

$$V_{AUX} = (V_{OUT} + V_{D_F}) \times \frac{N_{AUX}}{N_S}$$

N_{AUX} is the turns of auxiliary winding; N_S is the turns of secondary winding; V_{D_F} is the forward voltage of the power diode.

At the current zero-crossing point, V_{D_F} is nearly zero, so V_{OUT} is proportional with V_{AUX} exactly. The voltage of this point is sampled by the IC as the feedback of output voltage. The resistor divider is designed by

$$V_{OUT} = \frac{V_{SEN_REF}}{\frac{R_{VSEN_D}}{R_{VSEN_U} + R_{VSEN_D}} \times \frac{N_{AUX}}{N_S}}$$

Where V_{SEN_REF} is the internal voltage reference.




Fig.6 Auxiliary Winding Voltage Waveforms

THD Compensation

In order to eliminate CBB current, Triangular wave compensation is achieved by ADJ pin.

When V_{isen} ≥ 260mV, C_{ADJ} begin to be charged, till V_{isen} ≤ 250mV, V_{adj} reset.

Triangular wave lope amplitude can be adjusted by the parallel 330nF~560nF ceramic capacitor to GND.






Fig.7 ADJ Compensation

Special Design For Transition

To have good transition performance, special design is integrated into the SY5018C.



When VSEN touch V_{FB_HIGH} , the IC work at Max t_{off} mode to decrease the output energy, and COMP is pulled down to decrease the energy output.



When VSEN touch V_{FB_LOW} , the IC work at Max I_{peak} to expedite the output energy, and COMP is charged to increase the energy output.

Design of R_{ISEN}

The maximum power inductor current ($I_{P_PK_MAX}$) occur in the minimum input voltage when full load. So R_{ISEN} could be selected by:

$$R_{ISEN} = \frac{90\% \times V_{ISEN_LIMIT}}{I_{P_PK_MAX}}$$

Where V_{ISEN_LIMIT} is a protection for transformer (If V_{ISEN} touch this voltage, the gate will turn off), and $I_{P_PK_MAX}$ is the maximum power inductor in steady.

Short Circuit Protection (SCP)

When the output is shorted to ground, the output voltage is clamped to zero. The voltage of the auxiliary winding is proportional to the output winding, so the valley signal cannot be detected by VSEN. Without valley detection, MOSFET cannot be turned on until the maximum off time t_{OFF_MAX} is matched. If MOSFET is turned on by

t_{OFF_MAX} 64 times continuously, the IC will be shut down and enter into the hiccup mode.

Single fault design

If VSEN pin is shorted to GND pin or floating, the valley detection is failed, which is like SLP, the system will operate in hiccup mode.

If the transformer is shorted, V_{ISEN} will exceed V_{ISEN_EX} , which will trigger the IC hiccup operation. The protection above is also suitable for the secondary diode short.

Power Device Design

MOSFET and Diode

When the operation condition is with the maximum input voltage and full load, the voltage stress of MOSFET and the secondary power diode is maximized;

$$V_{MOS_DS_MAX} = \sqrt{2}V_{AC_MAX} + N_{PS} \times (V_{OUT} + V_{D_F}) + \Delta V_S$$

$$V_{D_R_MAX} = \frac{\sqrt{2}V_{AC_MAX}}{N_{PS}} + V_{OUT}$$

Where V_{AC_MAX} is the maximum input AC RMS voltage; N_{PS} is the turns ratio of the Flyback transformer; V_{OUT} is the rated output voltage; V_{D_F} is the forward voltage of secondary power diode; ΔV_S is the overshoot voltage clamped by RCD snubber during OFF time.

When the operation condition is with THE minimum input voltage and full load, the current stress of MOSFET and power diode is maximized.

$$I_{MOS_PK_MAX} = I_{P_PK_MAX}$$

$$I_{MOS_RMS_MAX} = I_{P_RMS_MAX}$$

$$I_{D_PK_MAX} = N_{PS} \times I_{P_PK_MAX}$$

$$I_{D_AVG} = I_{OUT}$$

Where $I_{P_PK_MAX}$ and $I_{P_RMS_MAX}$ are the maximum primary peak current and RMS current, which will be introduced later.

Transformer (N_{PS} and L_M)

N_{PS} is limited by the electrical stress of the power MOSFET:

$$N_{PS} \leq \frac{V_{MOS(BR)DS} \times 90\% - \sqrt{2}V_{AC_MAX} - \Delta V_S}{V_{OUT} + V_{D_F}}$$



Where $V_{MOS_BR/DS}$ is the breakdown voltage of the power MOSFET.

In Quasi-Resonant mode, each switching period cycle t_s consists of three parts: current rising time t_1 , current falling time t_2 and quasi-resonant time t_3 as shown




Fig.8 Switching Waveforms

The system operates in the constant on time mode to achieve the high-power factor. The ON time increases with the input AC RMS voltage decreasing and the load increasing. When the operation condition is with minimum input AC RMS voltage and full load, the ON time is maximized. On the other hand, when the input voltage is at the peak value, the OFF time is maximized. Thus, the minimum switching frequency f_{S-MIN} happens at the peak value of input voltage with minimum input AC RMS voltage and maximum load condition; meanwhile, the maximum peak current through MOSFET and the transformer happens.

Once the minimum frequency f_{S-MIN} is set, the inductance of the transformer could be induced. The design flow is shown as below:

(a) Select NPS

$$N_{PS} \leq \frac{V_{MOS_BR/DS} \times 90\% - \sqrt{2}V_{AC_MAX} - \Delta V_S}{V_{OUT} + V_{D_F}}$$

(b) Preset minimum frequency f_{S-MIN} (Generally, f_{S_MIN} is not suggested higher than 70kHz when the input voltage is whole range)

(c) Compute relative t_s , t_1 (t_3 is omitted to simplify the design here)

$$t_s = \frac{1}{f_{S_MIN}}$$

$$t_1 = \frac{t_s \times N_{PS} \times (V_{OUT} + V_{D_F})}{\sqrt{2}V_{AC_MIN} + N_{PS} \times (V_{OUT} + V_{D_F})}$$

(d) Design inductance LM

$$L_M = \frac{V_{AC_MIN}^2 \times t_1^2 \times \eta}{2P_{OUT} \times t_s}$$

(e) Compute t_3

$$t_3 = \pi \times \sqrt{L_M \times C_{Drain}}$$

Where C_{Drain} is the parasitic capacitance at drain of MOSFET.

(f) Compute primary maximum peak current $I_{P-PK-MAX}$ and RMS current $I_{P-RMS-MAX}$ for the transformer fabrication.

$$I_{P_PK_MAX} = \frac{2P_{OUT} \times \left[\frac{L_M}{\sqrt{2}V_{AC_MIN}} + \frac{L_M}{N_{PS} \times (V_{OUT} + V_{D_F})} \right]}{L_M \times \eta}$$

$$+ \frac{\sqrt{4P_{OUT}^2 \times \left[\frac{L_M}{\sqrt{2}V_{AC_MIN}} + \frac{L_M}{N_{PS} \times (V_{OUT} + V_{D_F})} \right]^2 + 4L_M \times \eta \times P_{OUT} \times t_3}}{L_M \times \eta}$$

Where η is the efficiency; P_{OUT} is rated full load power

Adjust t_1 and t_s to t_1' and t_s' considering the effect of t_3

$$t_s' = \frac{\eta \times L_M \times I_{P_PK_MAX}^2}{4P_{OUT}}$$

$$t_1' = \frac{L_M \times I_{P_PK_MAX}}{\sqrt{2}V_{AC_MIN}}$$

$$I_{P_RMS_MAX} \approx \sqrt{\frac{t_1'}{6t_s'}} \times I_{P_PK_MAX}$$

(g) Compute secondary maximum peak current $I_{S-PK-MAX}$ and RMS current $I_{S-RMS-MAX}$ for the transformer fabrication.

$$I_{S_PK_MAX} = N_{PS} \times I_{P_PK_MAX}$$

$$t_2' = t_s' - t_1' - t_3$$

$$I_{S_RMS_MAX} \approx \sqrt{\frac{t_2'}{6t_s'}} \times I_{S_PK_MAX}$$



Transformer design (N_P, N_S, N_{AUX})

The design of the transformer is similar with ordinary Flyback transformer. The parameters below are necessary:

Necessary parameters	
Turns ratio	N _{PS}
Inductance	L _M
Primary maximum current	I _{P-PK-MAX}
Primary maximum RMS current	I _{P-RMS-MAX}
Secondary maximum RMS current	I _{S-RMS-MAX}

The design rules are as followed:

(a) Select the magnetic core style, identify the effective area A_e.

(b) Preset the maximum magnetic flux ΔB

$$\Delta B = 0.22 \sim 0.26 T$$

(c) Compute primary turn N_P

$$N_P = \frac{L_M \times I_{P-PK-MAX}}{\Delta B \times A_e}$$

(d) Compute secondary turn N_S

$$N_S = \frac{N_P}{N_{PS}}$$

(e) Compute auxiliary turn N_{AUX}

$$N_{AUX} = N_S \times \frac{V_{VIN}}{V_{OUT}}$$

Where V_{VIN} is the working voltage of VIN pin (10V~20V is recommended).

(f) Select an appropriate wire diameter

With I_{P-RMS-MAX} and I_{S-RMS-MAX}, select appropriate wire to make sure the current density ranges from 4A/mm² to 10A/mm².

(g) If the winding area of the core and bobbin is not enough, reselect the core style, go to (a) and redesign the transformer until the ideal transformer is achieved.

RCD Snubber for MOSFET

The power loss of the snubber P_{RCD} is evaluated first

$$P_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D-F}) + \Delta V_S}{\Delta V_S} \times \frac{L_K}{L_M} \times P_{OUT}$$

Where N_{PS} is the turns ratio of the Flyback transformer; V_{OUT} is the output voltage; V_{D-F} is the forward voltage of the power diode; ΔV_S is the overshoot voltage clamped by RCD snubber; L_K is the leakage inductor; L_M is the inductance of the Flyback transformer; P_{OUT} is the output power.

The R_{RCD} is related with the power loss:

$$R_{RCD} = \frac{(N_{PS} \times (V_{OUT} + V_{D-F}) + \Delta V_S)^2}{P_{RCD}}$$

The C_{RCD} is related with the voltage ripple of the snubber ΔV_{C-RCD}:


$$C_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D-F}) + \Delta V_S}{R_{RCD} \times f_S \times \Delta V_{C-RCD}}$$

Layout

(a) To achieve better EMI performance and reduce line frequency ripples, the output of the bridge rectifier should be connected to the BUS line capacitor first, then to the switching circuit.

(b) The circuit loop of all switching circuit should be kept small: primary power loop, secondary loop and auxiliary power loop.

(c) The connection of primary ground is recommended as:



- Ground ①: ground of BUS line capacitor
- Ground ②: ground of bias supply capacitor
- Ground ③: ground node of auxiliary winding
- Ground ④: ground of signal trace
- Ground ⑤: primary ground node of Y capacitor
- Ground ⑥: ground node of current sample resistor.

(d) Bias supply trace should be connected to the bias supply capacitor first instead of GND pin. The bias supply capacitor should be put beside the IC.

(e) Loop of ‘Source pin – current sample resistor – GND pin’ should be kept as small as possible.

(f) The resistor divider connected to VSEN pin is recommended to be put beside the IC.






Fig.9. Recommended Connection of GND


SO8 Package outline & PCB layout design




Top view



Side view



Front view




**Recommended Pad Layout
(Reference only)**


Notes: All dimension in millimeter and exclude mold flash & metal burr.

Taping & Reel Specification

1. Taping orientation for packages (SO8)



2. Carrier Tape & Reel specification for packages



Package type	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
SO8	12	8	13"	400	400	2500

Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
December 15, 2023	Revision 1.0	Initial Release

IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy’s standard terms and conditions of sale.
2. **Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer’s sole responsibility to determine whether the Silergy product is suitable and fit for the customer’s applications and products planned. To minimize the risks associated with customer’s products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer’s applications or products, or the application or use by customer’s third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers’ sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk.
5. **Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer’s general terms and conditions with regard to the purchase of Silergy products by the customer.
6. **No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2023 Silergy Corp.

All Rights Reserved.