

General Description


SY22650S is a single stage Flyback and PFC controller targeting at LED driver applications. The output current accuracy is further improved by the secondary side feedback with opt-coupler. Furthermore, it applies CV control with primary side feedback.

It drives the Flyback converter in the Quasi-Resonant mode for high efficiency and achieves high power factor by constant on time control scheme. Adaptive PWM/PFM control is adopted for highest average efficiency.

Features

- Secondary Side CC Control Improves Output Current Accuracy.
- Primary Side CV Control for Output Overvoltage Protection when Opt-coupler fails.
- Valley Turn-on of the Primary MOSFET to Achieve Low Switching Losses
- Internal High Current MOSFET Driver: 75mA Sourcing and 400mA Sinking
- Power Factor >0.90 with Single-stage Conversion
- Maximum Switching Frequency Limitation 100kHz
- Compact Package: SO8

Ordering Information



Ordering Number	Package type	Note
SY22650SFAP	SO8	----

Applications

- LED Lighting

Typical Applications





Figure 1. Schematic Diagram

Pinout (top view)



(SO8)

Top Mark: EBE xyz (device code: EBE, *x*=year code, *y*=week code, *z*=lot number code)

Pin	Name	Description
1	COMP	Loop compensation pin. Connect a RC network across this pin and ground to stabilize the control loop.
2	CLIM	Add 220nF ceramic capacitor to GND, output current will be limited to about 1.2 times the rated current. If do not need this function, connect CLIM PIN to GND.
3	ISEN	Current limit PIN.
4	GND	Ground pin.
5	DRV	Gate driver pin. Connect this pin to the gate of primary MOSFET with a resistor.
6	VIN	Power supply pin.
7	VSEN	Output voltage and inductor current zero detection PIN. This pin receives the auxiliary winding voltage by a resistor divider.

Block Diagram




Figure 2. Block Diagram



Absolute Maximum Ratings (Note 1)

VIN, DRV	-0.3V to 36V
Supply current I _{VIN}	20mA
VSEN	-0.3V to V _{IN} +0.3V
ISEN, COMP, CLIM	3.6V
Power Dissipation, @ T _A = 25°C SO8	1.1W
Package Thermal Resistance (Note 2)	
SO8, θ _{JA}	88°C/W
SO8, θ _{JC}	45°C/W
Temperature Range	-40°C to 150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	-65°C to 150°C

Recommended Operating Conditions

VIN, DRV	9V~22V
Absolute maximum range	-40°C to 150°C

Electrical Characteristics

($V_{IN} = 12V$ (Note 3), $T_A = 25^\circ C$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Power Supply Section						
Input Voltage Range	V_{VIN}		9		22	V
VIN Turn-on Threshold	V_{VIN_ON}			21.5		V
VIN Turn-off Threshold	V_{VIN_OFF}			7.5		V
VIN OVP Voltage	V_{VIN_OVP}			24.0		V
Start up Current	I_{ST}	$V_{VIN} < V_{VIN_OFF}$		2.0		μA
Quiescent Current	I_Q			0.5		mA
Discharge Current in Protection Mode	I_{VIN_P}	$V_{VIN} > V_{VIN_OVP}$		5.0		mA
Error Amplifier Section						
Current Limit Voltage	V_{ISEN_LIMIT}	$V_{VSEN} < 0.2V$		0.4		V
		$V_{VSEN} > 0.2V$		1.0		V
Protect Current Limit Voltage	V_{ISEN_EX}			1.5		V
V_{FB} at Fast Start up	V_{FB_LOW}			0.2		V
Internal Reference Voltage	V_{REF}		1.225	1.250	1.275	V
Threshold Value of Max V_{FB}	V_{FB_HIGH}			1.40		V
OVP Voltage Threshold	V_{FB_OVP}			1.50		V
Blanking Time for OFF Time	T_{OFF_MIN1}	$V_{ISEN_HOLD} = 0.15V$		1.7		μs
		$V_{ISEN_HOLD} = 0.40V$		2.6		μs
Gate Driver Voltage	V_{Gate}			12		V
Typical Source Current	I_{SOURCE}			75		mA
Typical Sink Current	I_{SINK}			400		mA
Max ON Time	T_{ON_MAX}	$V_{comp} = 2.5V$		10		μs
Min ON Time	T_{ON_MIN}			0.5		μs
Maximum Switching Frequency	F_{MAX}			100		kHz
Output Current Limit	V_{CLM}			0.33		V
Thermal Section						
Thermal Shutdown Temperature	T_{SD}			155		$^\circ C$

Note 1: Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ_{JA} is measured in the natural convection at $T_A = 25^\circ C$ on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2” x 2” FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

Note 3: Increase VIN pin voltage gradually higher than V_{VIN_ON} voltage then turn down to 12V.

Operation

SY22650S is a single Flyback controller with PFC function that targets at LED lighting applications.

The output current accuracy is further improved by the secondary side feedback with opto-coupler. Furthermore, SY22650S provides primary side detection of output voltage.

High power factor is achieved by constant on operation mode, with which the control scheme and the circuit structure are both simple.

In order to reduce the switching losses and improve EMI performance, Quasi-Resonant switching mode is applied, which means to turn on the power MOSFET at voltage valley;

The start up current of SY22650S is rather small (2μA typically) to reduce the standby power loss further.

The maximum switching frequency is clamped to 100kHz to reduce switching losses and improve EMI performance; Specific design is adopted to ensure good performance when transition.

Adaptive PWM/PFM control is adopted for highest average efficiency.

SY22650S provides reliable protections such as Short Circuit Protection (SCP), Open LED Protection (OLP), Over Temperature Protection (OTP), transformer shorted protection and power diode shorted protection, etc.

SY22650S is available with SO8 package.

Applications Information

Start Up

After AC supply or DC BUS is powered on, the capacitor C_{VIN} across VIN and GND pin is charged up by BUS voltage through a start up resistor R_{ST} . Once V_{VIN} rises to V_{VIN_ON} , the internal blocks start to work and PWM output is enabled.

The whole start up procedure is divided into two sections shown in Fig.3. t_{STC} is the C_{VIN} charged up section, and t_{STO} is the output voltage build-up section. The start-up time t_{ST} is composed of t_{STC} and t_{STO} , and usually t_{STO} is much smaller than t_{STC} .

t_{STO} is fast start-up stage, which will help to create output voltage quickly. After t_{STO} , IC works in constant on time mode.




Fig.3 Start up

In t_{STO1} , V_{COMP} is pre-charged by internal current source to V_{COMP_IC} (800mV typically) and hold at this level until fast start up process is finished.

In t_{STO2} , V_{VSEN} is lower than certain threshold V_{FB_LOW} , which means the output voltage is not built up. During this time, peak current mode is adopted to reduce start up time shown in Fig.3.

The startup resistor R_{ST} and C_{VIN} are designed by rules below:

(a) Preset start-up resistor R_{ST} , make sure that the current through R_{ST} is larger than I_{ST} and smaller than 1mA.

$$\frac{V_{BUS}}{1mA} < R_{ST} < \frac{V_{BUS}}{I_{ST}} \quad (1)$$

Where V_{BUS} is the BUS line voltage.

(b) Select C_{VIN} to obtain an ideal start up time t_{ST} , and ensure the output voltage is built up at one time.

$$C_{VIN} = \frac{\left(\frac{V_{BUS}}{R_{ST}} - I_{ST}\right) \times t_{ST}}{V_{VIN_ON}} \quad (2)$$

(c) If the C_{VIN} is not big enough to build up the output voltage at one time. Increase C_{VIN} and decrease R_{ST} , go back to step (a) and redo such design flow until the ideal start up procedure is obtained.

Shut Down

After AC supply or DC BUS is powered off, the energy stored in the BUS capacitor will be discharged. When the auxiliary winding of Flyback transformer can not supply enough energy to VIN pin, V_{VIN} will drop down. Once V_{VIN} is below V_{VIN_OFF}, the IC will stop working and V_{COMP} will be discharged to zero.

Quasi-Resonant Operation

QR mode operation provides low turn-on switching losses for Flyback converter.




Fig4. QR mode operation

The voltage across drains and source of the primary MOSFET is reflected by the auxiliary winding of the Flyback transformer. V_{SEN} pin detects the voltage across the auxiliary winding by a resistor divider. When the voltage across drains and source of the primary MOSFET is at voltage valley, the MOSFET would be turned on.

Secondary Side Feedback Control

The turn on time of the MOSFET is a function of V_{COMP}, and the turn off time of the MOSFET is up to the valley detection of V_{SEN} pin, so the output power can be controlled by V_{COMP}.

SY22650S is compatible with opto-coupler to support output current control or output voltage control, which is shown by Fig.5 and Fig.6.




Fig.5 Output Current Control

In the constant current output control of secondary side feedback, the output current can be represented by

$$I_{OUT} = \frac{V_{IREF}}{R_{SAMPLE}} \quad (3)$$

Where V_{IREF} is the external reference, R_{SAMPLE} is the output current sense resistor.




Fig.6 Output Voltage Control

In the constant voltage output control of secondary side feedback, the output voltage can be represented by

$$V_{OUT} = V_{VREF} \times \frac{R_{O_U} + R_{O_D}}{R_{O_D}} \quad (4)$$

Where V_{VREF} is the external reference, R_{O_U} and R_{O_D} compose the resistor divider.

Here are several COMP controls circuits below.




Fig.7 COMP Control Circuit 1




Fig.8 COMP Control Circuit 2




Fig.9 COMP Control Circuit 3




Fig.10 COMP Control Circuit 4

In order to match the order of magnitude of the output current of the opto-coupler, Circuits 2~4 are recommended.

Design of R_{ISEN} and Output Current Limit

The maximum power inductor current ($I_{P_PK_MAX}$) occur in minimum input voltage when full load. Generally R_{ISEN} could be selected by

$$R_{ISEN} = \frac{90\% \times V_{ISEN_LIMIT}}{I_{P_PK_MAX}} \quad (5)$$

Where V_{ISEN_LIMIT} is a protection for transformer (If V_{ISEN} touch this voltage, power MOSFET will turn off), and $I_{P_PK_MAX}$ is the maximum power inductor current in steady.

The output current could be monitored by SY22650S with primary side detection.




Fig.11 CLIM Pin Connection

If the output current limit function is adopted, a capacitor (220nF~1uF is recommended) should be added between the CLIM pin and GND. At this time, the output current can be limited to about 1.2 times the rated current. If this function is not required, connect the CLIM pin to GND.

Over Voltage Protection (OVP) & Open LED Protection (OLP)

SY22650S provides primary side detection of output voltage.




Fig.12 VSEN Pin Connection

When SY22650S is used for constant current output control of secondary side feedback, the OVP function is mainly guaranteed by SY22650S.

The output voltage is reflected by the auxiliary winding voltage of the Flyback transformer, and VSEN pin provides over voltage protection function. When the large transient happens, resulting in V_{VSEN} exceeds V_{FB_HIGH} , the over voltage protection is triggered. SY22650S will stop switching and discharge the V_{VIN} voltage. Once V_{VIN} is below V_{VIN_OFF} , the IC will shut down and be charged again by BUS voltage through start up resistor. If the over voltage condition still exists, the system will operate in hiccup mode.

Thus, the turns of the auxiliary winding N_{AUX} and the resistor divider is related with the OVP function.

$$V_{OUT_OVP} = \frac{V_{FB_HIGH}}{\frac{R_{VSEN_D}}{R_{VSEN_U} + R_{VSEN_D}} \times \frac{N_{AUX}}{N_S}} \quad (6)$$

Where V_{OUT_OVP} is the output over voltage specification; V_{FB_HIGH} is the internal voltage reference; R_{VSEN_U} and R_{VSEN_D} compose the resistor divider. N_S and N_{AUX} are the turns of secondary winding and auxiliary winding separately.

When SY22650S is used for constant voltage output control of secondary side feedback, the OVP function is mainly guaranteed by external CV loop.

Short Circuit Protection (SCP)

When the output is shorted to ground, the following conditions may occur.

(1) The output voltage is clamped to zero. The voltage of the auxiliary winding is proportional to the output winding, so valley signal cannot be detected by VSEN pin. Without valley detection, MOSFET cannot be turned ON until maximum off time t_{OFF_MAX} is matched. If MOSFET is turned ON by t_{OFF_MAX} 64 times continuously, IC will be shut down and enter into hiccup mode.

(2) The output current is still determined by the external CC loop, but the output voltage is clamped to zero, which indirectly leads to insufficient power supply of SY22650S. SY22650S keep restarting.

Single Fault Design

If VSEN pin is shorted to GND pin or floating, valley detection is failed, which is similar to SCP, the system will operate in hiccup mode.

If the transformer is shorted, V_{ISEN} will exceeds V_{ISEN_EX} , which will trigger IC hiccup operation. The protection above is also suitable for secondary diode short.

If the opto-coupler fails, the OVP or output current limit function is triggered to protect the system from over power.

Power Device Design

MOSFET and Diode

When the operation condition is with maximum input voltage and full load, the voltage stress of MOSFET and secondary power diode is maximized;

$$V_{MOS_DS_MAX} = \sqrt{2}V_{AC_MAX} + N_{PS} \times (V_{OUT} + V_{D_F}) + \Delta V_S \quad (7)$$

$$V_{D_R_MAX} = \frac{\sqrt{2}V_{AC_MAX}}{N_{PS}} + V_{OUT} \quad (8)$$

Where V_{AC_MAX} is maximum input AC RMS voltage; N_{PS} is the turn's ratio of the Flyback transformer; V_{OUT} is the rated output voltage; V_{D_F} is the forward voltage of secondary power diode; ΔV_S is the overshoot voltage clamped by RCD snubber during OFF time.

When the operation condition is with minimum input voltage and full load, the current stress of MOSFET and power diode is maximized.

$$I_{MOS_PK_MAX} = I_{P_PK_MAX} \quad (9)$$

$$I_{MOS_RMS_MAX} = I_{P_RMS_MAX} \quad (10)$$

$$I_{D_PK_MAX} = N_{PS} \times I_{P_PK_MAX} \quad (11)$$

$$I_{D_AVG} = I_{OUT} \quad (12)$$

Where $I_{P_PK_MAX}$ and $I_{P_RMS_MAX}$ are maximum primary peak current and RMS current, which will be introduced later.


Transformer (N_{PS} and L_M)

N_{PS} is limited by the electrical stress of the power MOSFET:

$$N_{PS} \leq \frac{V_{MOS_ (BR)DS} \times 90\% - \sqrt{2}V_{AC_MAX} - \Delta V_S}{V_{OUT} + V_{D_F}} \quad (13)$$

Where $V_{MOS_ (BR)DS}$ is the breakdown voltage of the power MOSFET.

In Quasi-Resonant mode, each switching period cycle t_s consists of three parts: current rising time t_1 , current falling time t_2 and quasi-resonant time t_3 shown in Fig.13.


Fig.13 switching waveforms

The system operates in the constant on time mode to achieve high power factor. The ON time increases with the input AC RMS voltage decreasing and the load increasing. When the operation condition is with minimum input AC RMS voltage and full load, the ON time is maximized. On the other hand, when the input voltage is at the peak value, the OFF time is maximized. Thus, the minimum switching frequency f_{S_MIN} happens at the peak value of input voltage with minimum input AC RMS voltage and maximum load condition; meanwhile, the maximum peak current through MOSFET and the transformer happens.

Once the minimum frequency f_{S_MIN} is set, the inductance of the transformer could be induced. The design flow is shown as below:

(a) Select N_{PS}

$$N_{PS} \leq \frac{V_{MOS_BR} \times 90\% - \sqrt{2}V_{AC_MAX} - \Delta V_S}{V_{OUT} + V_{D_F}} \quad (14)$$

(b) Preset minimum frequency f_{S_MIN} (Generally, f_{S_MIN} is not suggested higher than 70kHz when the input voltage is whole range)

(c) Compute relative t_s , t_1 (t_3 is omitted to simplify the design here)

$$t_s = \frac{1}{f_{S_MIN}} \quad (15)$$

$$t_1 = \frac{t_s \times N_{PS} \times (V_{OUT} + V_{D_F})}{\sqrt{2}V_{AC_MIN} + N_{PS} \times (V_{OUT} + V_{D_F})} \quad (16)$$

(d) Design inductance L_M

$$L_M = \frac{V_{AC_MIN}^2 \times t_1^2 \times \eta}{2P_{OUT} \times t_s} \quad (17)$$

(e) Compute t_3

$$t_3 = \pi \times \sqrt{L_M \times C_{Drain}} \quad (18)$$

Where C_{Drain} is the parasitic capacitance at drain of MOSFET.

(f) Compute primary maximum peak current $I_{P_PK_MAX}$ and RMS current $I_{P_RMS_MAX}$ for the transformer fabrication.

$$I_{P_PK_MAX} = \frac{2P_{OUT} \times \left[\frac{L_M}{\sqrt{2}V_{AC_MIN}} + \frac{L_M}{N_{PS} \times (V_{OUT} + V_{D_F})} \right]}{L_M \times \eta} + \frac{\sqrt{4P_{OUT}^2 \times \left[\frac{L_M}{\sqrt{2}V_{AC_MIN}} + \frac{L_M}{N_{PS} \times (V_{OUT} + V_{D_F})} \right]^2 + 4L_M \times \eta \times P_{OUT} \times t_3}}{L_M \times \eta} \quad (19)$$

(19)

Where η is the efficiency; P_{OUT} is rated full load power.

Adjust t_1 and t_s to t_1' and t_s' considering the effect of t_3 .

$$t_s' = \frac{\eta \times L_M \times I_{P_PK_MAX}^2}{4P_{OUT}} \quad (20)$$

$$t_1' = \frac{L_M \times I_{P_PK_MAX}}{\sqrt{2}V_{AC_MIN}} \quad (21)$$

$$I_{P_RMS_MAX} \approx \sqrt{\frac{t_1'}{6t_s'}} \times I_{P_PK_MAX} \quad (22)$$

(g) Compute secondary maximum peak current $I_{S_PK_MAX}$ and RMS current $I_{S_RMS_MAX}$ for the transformer fabrication.

$$I_{S_PK_MAX} = N_{PS} \times I_{P_PK_MAX} \quad (23)$$

$$t_2 = t_s' - t_1' - t_3 \quad (24)$$

$$I_{S_RMS_MAX} \approx \sqrt{\frac{t_2'}{6t_s'}} \times I_{S_PK_MAX} \quad (25)$$

Transformer design (N_P, N_S, N_{AUX})

The design of the transformer is similar with ordinary Flyback transformer. the parameters below are necessary:

Necessary parameters	
Turns ratio	N_{PS}
Inductance	L_M
Primary maximum current	$I_{P_PK_MAX}$
Primary maximum RMS current	$I_{P_RMS_MAX}$
Secondary maximum RMS current	$I_{S_RMS_MAX}$

The design rules are as followed:

(a) Select the magnetic core style, identify the effective area, A_e .

(b) Preset the maximum magnetic flux ΔB

$$\Delta B = 0.22 \sim 0.26 T$$

(c) Compute primary turn N_P

$$N_P = \frac{L_M \times \frac{V_{ISEN_LIMIT}}{R_{ISEN}}}{\Delta B \times A_e} \quad (26)$$

(d) Compute secondary turn N_S

$$N_S = \frac{N_P}{N_{PS}} \quad (27)$$

(e) compute auxiliary turn N_{AUX}

$$N_{AUX} = N_S \times \frac{V_{VIN}}{V_{OUT}} \quad (28)$$

Where V_{VIN} is the working voltage of VIN pin (10V~20V is recommended).

(f) Select an appropriate wire diameter

With $I_{P_RMS_MAX}$ and $I_{S_RMS_MAX}$, select appropriate wire to make sure the current density ranges from 4A/mm² to 10A/mm².

(g) If the winding area of the core and bobbin is not enough, reselect the core style, go to (a) and redesign the transformer until the ideal transformer is achieved.

Output capacitor C_{OUT}

Preset the output current ripple ΔI_{OUT} , C_{OUT} is induced by

$$C_{OUT} = \frac{\sqrt{\left(\frac{2I_{OUT}}{\Delta I_{OUT}}\right)^2 - 1}}{4\pi f_{AC} R_{LED}} \quad (29)$$

Where I_{OUT} is the rated output current; ΔI_{OUT} is the demanded current ripple; f_{AC} is the input AC supply frequency; R_{LED} is the equivalent series resistor of the LED load.

RCD Snubber for MOSFET

The power loss of the snubber P_{RCD} is evaluated first.

$$P_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D,F}) + \Delta V_S}{\Delta V_S} \times \frac{L_K}{L_M} \times P_{OUT} \quad (30)$$

Where N_{PS} is the turns ratio of the Flyback transformer; V_{OUT} is the output voltage; $V_{D,F}$ is the forward voltage of the power diode; ΔV_S is the overshoot voltage clamped by RCD snubber; L_K is the leakage inductor; L_M is the inductance of the Flyback transformer; P_{OUT} is the output power.

The R_{RCD} is related with the power loss:

$$R_{RCD} = \frac{(N_{PS} \times (V_{OUT} + V_{D,F}) + \Delta V_S)^2}{P_{RCD}} \quad (31)$$

The C_{RCD} is related with the voltage ripple of the snubber ΔV_{C_RCD} :


$$C_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D,F}) + \Delta V_S}{R_{RCD} f_S \Delta V_{C_RCD}} \quad (32)$$

Layout

(a) To achieve better EMI performance and reduce line frequency ripples, the output of the bridge rectifier should be connected to the BUS line capacitor first, then to the switching circuit.

(b) The circuit loop of all switching circuit should be kept small: primary power loop, secondary loop and auxiliary power loop.

(c) The connection of primary ground is recommended as:



Ground ①: ground of BUS line capacitor

Ground ②: ground of bias supply capacitor and GND pin
 Ground ③: ground node of auxiliary winding
 Ground ④: ground of signal trace except GND pin
 Ground ⑤: primary ground node of Y capacitor
 Ground ⑥: ground node of current sample resistor.

(e) Loop of ‘Source pin – current sample resistor – GND pin’ should be kept as small as possible.

(f) The resistor divider connected to VSEN pin is recommended to be put beside the IC.

(d) bias supply trace should be connected to the bias supply capacitor first instead of GND pin. The bias supply capacitor should be put beside the IC.




Fig.14 Recommended Connection of GND

Design Example

A design example of typical constant current output application is shown below step by step.

#1. Identify design specification

Design Specification			
$V_{AC(RMS)}$	120V~277V	V_{OUT}	40V
I_{OUT}	1A	η	88%
V_{OUT_OVP}	48V		

#2. Transformer design (N_{PS} , L_M)

Refer to **Power Device Design**

Conditions			
V_{AC_MIN}	120V	V_{AC_MAX}	277V
ΔV_S	50V	$V_{MOS_ (BR)DS}$	600V
P_{OUT}	40W	$V_{D,F}$	1.05V
C_{Drain}	100pF	f_{S_MIN}	40kHz

(a) Compute turns ratio N_{PS} first

$$\begin{aligned}
 N_{PS} &\leq \frac{V_{MOS_ (BR)DS} \times 90\% - \sqrt{2}V_{AC_MAX} - \Delta V_S}{V_{OUT} + V_{D,F}} \\
 &= \frac{600V \times 0.9 - \sqrt{2} \times 277V - 50V}{40V + 1.05V} \\
 &\approx 2.4
 \end{aligned}$$

N_{PS} is set to

$$N_{PS} = 2.0$$

(b) f_{S_MIN} is preset

$$f_{S_MIN} = 40kHz$$

(c) Compute the switching period t_S and ON time t_1 at the peak of input voltage.

$$t_S = \frac{1}{f_{S_MIN}} = 25\mu s$$

$$\begin{aligned}
 t_1 &= \frac{t_S \times N_{PS} \times (V_{OUT} + V_{D,F})}{\sqrt{2}V_{AC_MIN} + N_{PS} \times (V_{OUT} + V_{D,F})} \\
 &= \frac{25\mu s \times 2.0 \times (40V + 1.05V)}{\sqrt{2} \times 120V + 2.0 \times (40V + 1.05V)} \\
 &\approx 8.15\mu s
 \end{aligned}$$

(d) Compute the inductance L_M

$$\begin{aligned}
 L_M &= \frac{V_{AC_MIN}^2 \times t_1^2 \times \eta}{2P_{OUT} \times t_s} \\
 &= \frac{120V^2 \times 8.15\mu s^2 \times 0.88}{2 \times 40W \times 25.0\mu s} \\
 &\approx 421\mu H
 \end{aligned}$$

Set

$$L_M = 400\mu H$$

(e) Compute the quasi-resonant time t_3

$$\begin{aligned}
 t_3 &= \pi \times \sqrt{L_M \times C_{Drain}} \\
 &= \pi \times \sqrt{400\mu H \times 100pF} \\
 &\approx 628ns
 \end{aligned}$$

(f) Compute primary maximum peak current $I_{P_PK_MAX}$

$$\begin{aligned}
 I_{P_PK_MAX} &= \frac{2P_{OUT} \times \left[\frac{L_M}{\sqrt{2}V_{AC_MIN}} + \frac{L_M}{N_{PS} \times (V_{OUT} + V_{D,F})} \right]}{L_M \times \eta} + \sqrt{\frac{4P_{OUT}^2 \times \left[\frac{L_M}{\sqrt{2}V_{AC_MIN}} + \frac{L_M}{N_{PS} \times (V_{OUT} + V_{D,F})} \right]^2 + 4L_M \times \eta \times P_{OUT} \times t_3}{L_M \times \eta}} \\
 &\approx 3.37A
 \end{aligned}$$

Adjust switching period t_s and ON time t_1 to t'_s and t'_1 .

$$\begin{aligned}
 t'_s &= \frac{\eta \times L_M \times I_{P_PK_MAX}^2}{4P_{OUT}} \\
 &= \frac{0.88 \times 400\mu H \times 3.37A^2}{4 \times 40W} \\
 &\approx 24.985\mu s
 \end{aligned}$$

$$\begin{aligned}
 t'_1 &= \frac{L_M \times I_{P_PK_MAX}}{\sqrt{2}V_{AC_MIN}} \\
 &= \frac{400\mu H \times 3.37A}{\sqrt{2} \times 120V} \\
 &\approx 7.94\mu s
 \end{aligned}$$

Compute primary maximum RMS current $I_{P_RMS_MAX}$

$$I_{P_RMS_MAX} \approx \sqrt{\frac{t'_1}{6t'_s}} \times I_{P_PK_MAX} = \sqrt{\frac{7.94\mu s}{6 \times 24.985\mu s}} \times 3.37A = 0.78A$$

(g) Compute secondary maximum peak current and the maximum RMS current.

$$I_{S_PK_MAX} = N_{PS} \times I_{P_PK_MAX} = 2 \times 3.37A = 6.74A$$

$$t_2' = t_s' - t_1' - t_3 = 24.985\mu\text{s} - 7.94\mu\text{s} - 0.628\mu\text{s} \approx 16.42\mu\text{s}$$

$$I_{S_RMS_MAX} \approx \sqrt{\frac{t_2'}{6t_s'}} \times I_{S_PK_MAX} = \sqrt{\frac{16.42\mu\text{s}}{6 \times 24.985\mu\text{s}}} \times 6.74\text{A} \approx 2.23\text{A}$$

#3. Select power MOSFET and secondary power diode

Refer to **Power Device Design**

Known conditions at this step			
V_{AC_MAX}	277V	N_{PS}	2.0
V_{OUT}	40V	V_{D_F}	1.05V
ΔV_S	50V	η	88%

(a) Compute the voltage and the current stress of MOSFET:

$$\begin{aligned} V_{MOS_DS_MAX} &= \sqrt{2}V_{AC_MAX} + N_{PS} \times (V_{OUT} + V_{D_F}) + \Delta V_S \\ &= \sqrt{2} \times 277\text{V} + 2.0 \times (40\text{V} + 1.05\text{V}) + 50\text{V} \\ &\approx 524\text{V} \end{aligned}$$

$$I_{MOS_PK_MAX} = I_{P_PK_MAX} = 3.37\text{A}$$

$$I_{MOS_RMS_MAX} = I_{P_RMS_MAX} = 0.78\text{A}$$

(b) Compute the voltage and the current stress of secondary power diode

$$\begin{aligned} V_{D_R_MAX} &= \frac{\sqrt{2}V_{AC_MAX}}{N_{PS}} + V_{OUT} \\ &= \frac{\sqrt{2} \times 277\text{V}}{2.0} + 40\text{V} \\ &\approx 236\text{V} \end{aligned}$$

$$I_{D_PK_MAX} = N_{PS} \times I_{P_PK_MAX} = 2.0 \times 3.37\text{A} = 6.74\text{A}$$

$$I_{D_AVG} = I_{OUT} = 1\text{A}$$

#4. Select the output capacitor C_{OUT}

Refer to **Output capacitor C_{OUT}**

Conditions			
I_{OUT}	1A	ΔI_{OUT}	$0.2 \times I_{OUT}$
f_{AC}	50Hz	R_{LED}	19.2Ω

The output capacitor is

$$C_{OUT} = \frac{\sqrt{\left(\frac{2I_{OUT}}{\Delta I_{OUT}}\right)^2 - 1}}{4\pi f_{AC} R_{LED}}$$

$$= \frac{\sqrt{\left(\frac{2 \times 1A}{0.2 \times 1A}\right)^2 - 1}}{4\pi \times 50Hz \times 19.2\Omega}$$

$$\approx 825\mu F$$

#5. Set VIN pin

Refer to **Start Up**

Conditions			
V _{BUS_MIN}	120V×1.414	V _{BUS_MAX}	277V×1.414
I _{ST}	2.0μA (typical)	V _{IN_ON}	21.5V (typical)
t _{ST}	500ms (designed by user)		

(a) R_{ST} is preset

$$R_{ST} < \frac{V_{BUS}}{I_{ST}} = \frac{120V \times 1.414}{34\mu A} = 4.99M\Omega,$$

$$R_{ST} > \frac{V_{BUS}}{1mA} = \frac{277V \times 1.414}{1mA} = 391k\Omega,$$

Set R_{ST}

$$R_{ST} = 330k\Omega \times 2 = 660k\Omega$$

(b) Design C_{VIN}

$$C_{VIN} = \frac{\left(\frac{V_{BUS}}{R_{ST}} - I_{ST}\right) \times t_{ST}}{V_{IN_ON}}$$

$$= \frac{\left(\frac{120V \times 1.414}{660k\Omega} - 2\mu A\right) \times 500ms}{21.5V}$$

$$= 5.93\mu F$$

Set C_{VIN}

$$C_{VIN} = 4.7\mu F$$

#6 Set opto-coupler output

Recommended parameters			
R _{opto1}	2.4kΩ	C _{opt1}	1μF
C _{opt2}	10nF		

#7 Feedback Loop Design

Recommended parameters			
C _{GM1}	470nF	C _{GM2}	10nF
R _{GM}	300kΩ		

#8 Set output current sense resistor to achieve ideal output current

Refer to **Secondary Side Feedback Control**

Known conditions at this step			
V _{IREF}	0.1V	I _{OUT}	1A

The current sense resistor is

$$R_{\text{SAMPLE}} = \frac{V_{\text{IREF}}}{I_{\text{OUT}}} = \frac{0.1\text{V}}{1\text{A}} = 0.1\Omega$$

#9 set ISEN pin

Refer to **Design of R_{ISEN} and Output Current Limit**

Known conditions at this step			
V _{ISEN_LIMIT}	1.0V	I _{P_PK_MAX}	3.37A

The ISEN resistor is

$$R_{\text{ISEN}} = \frac{90\% \times V_{\text{ISEN_LIMIT}}}{I_{\text{P_PK_MAX}}} = \frac{0.9\text{V}}{3.37\text{A}} \approx 0.267\Omega$$

Set R_{ISEN}

$$R_{\text{ISEN}} = 0.82\text{R} // 0.82\text{R} // 0.82\text{R}$$

#10 set VSEN pin

Refer to **Over Voltage Protection (OVP)**

First compute N_p, N_s and N_{AUX}.

Conditions			
L _M	400uH	I _{P_PK_MAX}	3.37A
ΔB	0.28T	Ae	119mm ²

$$N_p = \frac{L_M \times \frac{V_{\text{ISEN_LIMIT}}}{R_{\text{ISEN}}}}{\Delta B \times Ae} = \frac{400 \times 10^{-6} \times \frac{1.0}{0.267}}{0.28 \times 119 \times 10^{-6}} \approx 46$$

$$N_s = N_p / N_{\text{PS}} = 23$$

$$N_{\text{AUX}} = N_s \times \frac{V_{\text{VIN}}}{V_{\text{OUT}}} = 23 \times \frac{40\text{V}}{40\text{V}} = 23$$

Next compute R_{VSEN_U} and R_{VSEN_D} .

Conditions			
V_{FB_HIGH}	1.40V	V_{OUT_OVP}	48V
V_{OUT}	40V		
Parameters designed			
N_S	23	N_{AUX}	23

R_{VSEN_D} is preset

$$R_{VSEN_D} = 10k\Omega$$


Hence R_{VSEN_U} is set to

$$\begin{aligned}
 R_{VSEN_U} &= \frac{V_{OUT_OVP}}{V_{REF}} \times \frac{N_{AUX}}{N_S} \times R_{VSEN_D} - R_{VSEN_D} \\
 &= \frac{48V}{1.40V} \times \frac{23}{23} \times 10k\Omega - 10k\Omega \\
 &= 333k\Omega
 \end{aligned}$$


Set R_{VSEN_U}

$$R_{VSEN} = 180k\Omega + 160k\Omega$$


#11 final result




SO8 Package outline & PCB layout design




Top view



Side view



Front view




**Recommended Pad Layout
(Reference only)**

Notes: All dimension in millimeter and exclude mold flash & metal burr.


Taping & Reel Specification

1. Taping orientation for packages (SO8)



Feeding direction →

2. Carrier Tape & Reel specification for packages



Package type	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
SO8	12	8	13"	400	400	2500

3. Others: NA



Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
December 30, 2022	Revision 0.9	Initial Risk Production Release
December 30, 2023	Revision 1.0	Initial Production Release

IMPORTANT NOTICE

- 1. Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy’s standard terms and conditions of sale.
- 2. Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer’s sole responsibility to determine whether the Silergy product is suitable and fit for the customer’s applications and products planned. To minimize the risks associated with customer’s products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer’s applications or products, or the application or use by customer’s third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers’ sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
- 3. Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy’ aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
- 4. Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer’s own risk.
- 5. Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer’s general terms and conditions with regard to the purchase of Silergy products by the customer.
- 6. No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2023 Silergy Corp.

All Rights Reserved.