SY5867Z

Dimming Interface Converter Compatible With 0/1~10V Dimming Resistor Dimming And PWM Dimming

General Description

The SY5867Z is a dimming interface converter whose input signal can be a 0/1~10V dimming signal, resistor, or PWM signal. It recognizes the signal automatically. The final output of SY5867Z is a PWM signal which is used to control a dimmable CC regulator or drive an opto-coupler to achieve isolated dimming. The frequency of output PWM signal and the source current to passive 0~10V dimmer/Resistor can be set by external capacitor and resistor.

Features

- Compatible with 0/1~10V Dimming, Resistor Dimming and PWM Dimming
- Recognize Different Dimming Signal Automatically
- Integrate 60V LDO Module to Simplify External Circuit
- The Source Current for Passive 0~10V Dimmer Can Be Set
- Dimming to off Function Available
- The Frequency of Output Can Be Set
- Compact Package: SO8

Applications

- LED Lighting





Fig. 1 Typical Application

Ordering Information

Ordering Part Number	Package type	Top Mark
SY5867ZFAP	SO8 RoHS-Compliant and Halogen-Free	**AAFF *xyz***

x = year code, y = week code, z = lot number code

Pinout (top view)



Pin Description

Pin No	Pin Name	Pin Description
1	GND	Ground pin
2	ISET	Source current setting pin. V_{ISET} is a 2.21V voltage source. This pin is used to set the source current of DIMI pin for passive dimmer. $I_{sr} = \frac{5 \times 2.21}{R_{ISET}}$
3	VLOW	Low clamp setting pin. The minimum duty is set by V_{VLOW}, as showed below. $V_{VLOW} \le 0.65V, D_{MIN} = \frac{1.023 - V_{VLOW}}{3 \cdot V_{HCLP} - V_{VLOW}} + 0.08 \times (V_{VLOW} - 0.75)^2$ $V_{VLOW} > 0.65V, D_{MIN} = \frac{1.023 - V_{VLOW}}{3 \cdot V_{HCLP} - V_{VLOW}}$
4	FSET	Dimming frequency setting pin. This pin is used to set the frequency of DIMO pin. $f_{DIM} = \frac{30 \cdot 10^{-6}}{(3 \cdot V_{HCLP} - V_{VLOW}) \cdot C_{FSET}}$
5	DIMI	Dimming input pin. Dimming signal is connected to this pin. It maybe is a 0/1~10V analog signal, resistor or a PWM signal.
6	DIMO	Dimming output pin. This pin will output a PWM signal to driver opto-coupler for separation dimming.
7	HCLP	High clamp setting pin. The maximum duty is set by V_{HCLP}, as showed below. $D_{MAX} = \frac{8.016 - 2 \times V_{VLOW}}{6 \cdot V_{HCLP} - 2 \cdot V_{VLOW}} - (V_{HCLP} - 1.8) \times 0.014$
8	VIN	Power supply pin. This pin provides power supply for IC.

Block Diagram



Fig.2 Block Diagram

Absolute Maximum Ratings

Parameter (Note 1)	Min	Max	Unit
VIN	-0.3	58	V
ISET, FSET,VLOW,HLCLP	-0.3	3.6	
DIMI,DIMO	-0.3	20	
Maximum Junction Temperature		125	°C
Lead Temperature (Soldering, 10 sec.)		260	
Storage Temperature Range	-65	150	

Thermal Information

Parameter (Note 2)	Min	Max	Unit
θ_{JA} Junction-to-ambient Thermal Resistance		88	°C/W
θ_{JC} Junction-to-case(top) thermal resistance		45	
P_D Power Dissipation T_A = 25°C		1.1	W

ESD Rating

Parameter(Note 3)	Typ	Unit
V_{ESD_HBM} (Human Body Model, HBM), all pins	±2000	V
V_{ESD_CDM} (Charged Device Model, CDM), all pins	±500	V

Recommended Operating Conditions

Parameter(Note 3)	Min	Max	Unit
VIN, DRV	12	55	V
Junction Temperature	-40	125	°C

Electrical Characteristics

(T_J=-40 to 125℃, V_{VCC}=15V (unless otherwise specified)

Parameter		Symbol	Test Conditions	Min	Typ	Max	Unit
Power Supply	VIN Voltage Range	V_{VIN}		V_{VIN_ON}		55	V
	VIN Turn-on Threshold	V_{VIN_ON}		8.3	9.1	9.9	V
	VIN Turn-off Threshold	V_{VIN_OFF}		6.9	7.7	8.4	V
DIMI	DIMI Source Current	I_{SR}	R_{ISET}=75Kohm	139	150	161	μA
	Ref Voltage of ISET	V_{ISET}	R_{ISET}=5.5Kohm	2.1	2.21	2.32	V
	Maximum Dimming Voltage	V_{HIGH}		9.22	9.37	9.52	V
	Minimum Dimming Voltage	V_{MIN}		1.27	1.37	1.47	V
	Max Duty of PWM Dimming (Note 4)	D_{PWM_MAX}			99(note 3)		%
	Min Duty of PWM Dimming(Note 4)	D_{PWM_MIN}			0		%
	Max Duty of 0~10V Dimming	$D_{0\sim10V\_MAX}$	V_{DIMI}=10V V_{HCLP}=1.8V V_{VLOW}=0.75V	69	70.2	71.4	%
	Min Duty of 0~10V Dimming_1	$D_{0\sim10V\_MIN1}$	V_{DIMI}=1.2V V_{HCLP}=1.8V V_{VLOW}=0.75V	4.5	6	7.5	%
	Min Duty of 0~10V Dimming_2	$D_{0\sim10V\_MIN2}$	V_{DIMI}=1.2V V_{HCLP}=1.31V V_{VLOW}=0.75V	7	8.8	10.6	%
	PWM ON Voltage Threshold	V_{PWM_ON}				2.3	V
	PWM OFF Voltage Threshold	V_{PWM_OFF}		0.8			V
	DIMI ON Voltage Threshold	V_{DIMI_ON}		1.12	1.17	1.22	V
	DIMI OFF Voltage Threshold	V_{DIMI_OFF}		0.92	0.97	1.02	V
Thermal	Thermal shut down Temperature	T_{SD}			145		°C

Note 1: Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ_{JA} is measured in the natural convection at T_A = 25°C on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2” x 2” FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

Note 3: If PWM duty is 100% and its amplitude is not 10V, SY5867Z could not recognize the current state is PWM mode or not. But if the amplitude of PWM is 10V, the maximum duty is 100%.

Note 4: Guarantee by design.

Typical Performance Characteristics

V_{HIGN} VS. Temperature



V_{MIN} VS. Temperature



$D_{0\sim10V\_MAX}$ VS. Temperature



$D_{0\sim10V\_MIN1}$ VS. Temperature



$D_{0\sim10V\_MIN2}$ VS. Temperature



V_{ISET} VS. I_{DIMI}



Operation

The SY5867Z is a dimming interface converter whose input signal can be a 0/1~10V dimming signal, resistor, or PWM signal. It recognizes the signal automatically.

When input signal is 0/1~10V dimming signal, It will be converted into a PWM signal to driver opto-coupler or dimmable IC. SY5867Z can achieve dim to off function.

When input signal is a resistor, there is a current flowing out from DIMI pin to produce a voltage at the resistor. Then It works as same as 0/1~10V dimming input.

When input signal is a PWM signal, it is converted into a reverse PWM signal.

There are two working modes: Low-clamp is used to clamp the minimum duty cycle. High-clamp is used to clamp the maximum duty cycle. Two working modes can be set by VLOW pin and HCLP pin respectively.

More detail information is discussed below.

Applications Information

Start up

Supposing DIMI is floating.

DIMO is Low before VIN reach V_{IN_ON}. After VIN reaching V_{IN_ON}, IC begin to work and DIMO is regulated by DIMI.



Fig.3 Start up



Fig.4 Internal LDO

The IC integrates a 60V LDO for simplifying peripheral device. There is a shunt current if VIN voltage is larger than 55V which helps to protect IC when power voltage is high than 55V.

Dimming Input

(1) 0/1~10V Dimming



Fig.5 0/1~10V Dimming

If input signal of DIMI pin is 0/1~10V, it is converted into reversed duty signal.

(2) Resistor Dimming



Fig.6 Resistor Dimming

If DIMI is connected with a variable resistor, there is a current flow from DIMI pin to drive the resistor and produce 0~10V signal. Also, the current exists in 0/1~10V dimming application.

(3) PWM Dimming



Fig.7 PWM Dimming

If input dimming signal is PWM signal, IC converts it into a reversed PWM signal.

Working Mode Setting

(1) High clamp mode



Fig.8 High clamp mode setting

As showed above, High clamp mode is used to set the maximum duty which can regulate the full load current in some special application.

If the voltage of HCLP pin is larger than 1.336V. The turning point of DIMI is always 9.37V, and the maximum duty can be calculated by the following formula.

$$D_{MAX} = \frac{8.016 - 2 \cdot V_{VLOW}}{6 \cdot V_{HCLP} - 2 \cdot V_{VLOW}}$$

With different R_{HCLP_U} and R_{HCLP_D}, the maximum duty is set. The design result is showed as bellow.



Fig.9 High clamp mode design result

(2) Low Clamp Mode



Fig.10 Low clamp mode setting

As showed above, Low clamp mode is used to set the minimum duty which can regulate the light load current in some special application.
If the voltage of VLOW pin is less than 1.023V, The turning point of DIMI is always 1.36V, and the minimum duty can be calculated by the following formula.

$$D_{MIN} = \frac{1023 - V_{VLOW}}{3 \cdot V_{HCLP} - V_{VLOW}}$$

In Low Clamp Mode, SY5867Z is Dimmed to off and duty cycle is force to zero when $V_{DIMI} < V_{DIMI\_OFF}$ (0.97V typically). While V_{DIMI} is increase from V_{DIMI_OFF} to V_{DIMI_ON} (1.17V typically), SY5867Z is Dimmed to on and DIMO is regulated by DIMI.

With different R_{VLOW_U} and R_{VLOW_D}, the minimum duty is set. The design result is showed as bellow.



Fig.11 Low clamp mode design result

5. Curve translation

Fig.12 Curve Translation Setting

To translate the converted curve, R_{TRS} is set. With greater R_{TRS}, converted curve is changed from A to B as showed above.

6. DIMI Current Set



Fig.13 DIMI current setting

If the dimmer is passive device or a resistor, there should be a drive current to power the dimmer.
The current is set by:

$$I_{DIMI} = \frac{5 \times 2.21}{R_{ISET}}$$

$$R_{ISET} = (R_{HCLP\_U} + R_{HCLP\_D}) // (R_{VLOW\_U} + R_{VLOW\_D})$$

7. Frequency setting

There is a 20uA current charge or discharge FSET capacitor to produce a reference triangle wave.
The frequency is set by:

$$f_{DIM} = \frac{30 \cdot 10^{-6}}{(3 \cdot V_{HCLP} - V_{LOW}) \cdot C_{FSET}}$$

8. Recommended Peripheral Circuit



Fig.14 Recommended Circuit

C_{DIMI} is the DIMI pin capacitor and 100pF is recommended. R_{VIN} & C_{VIN} is the VCC resistor and capacitor and 1KΩ & 1nF is recommended. D_{DIMI} is the DIMI pin protecting Diode and 1N4148 is chosen usually.

Design Example

A design example of typical application is shown below step by step.

#1. Identify design specification



Fig.15 Target Curve

Target parameter			
I_{DIMI}	500uA	fs	1kHz
V_{LOW}	1.37	D_{MIN}	5%
V_{HIGH}	9.37	D_{MAX}	90%

#2. VLOW calculation:

Set R_{VLOW_D} =20K;

Because,

$$\begin{cases} D_{MIN} = \dfrac{1.023 - V_{VLOW}}{3 \cdot V_{HCLP} - V_{VLOW}} \\ D_{MAX} = \dfrac{8.016 - 2 \cdot V_{VLOW}}{6 \cdot V_{HCLP} - 2 \cdot V_{VLOW}} \end{cases}$$

So,

$$\frac{D_{MIN}}{D_{MAX}} = \frac{2 \times (1.023 - V_{VLOW})}{8.016 - 2 \cdot V_{VLOW}} \rightarrow \frac{5\%}{90\%} = \frac{2 \times (1.023 - V_{VLOW})}{8.016 - 2 \times V_{VLOW}} \rightarrow V_{VLOW} = 0.847V$$

$$R_{VLOW\_U} = \frac{(2.21 - V_{VLOW}) \times R_{VLOW\_D}}{V_{VLOW}} = 31.92K$$

Set

$$\begin{cases} R_{VLOW\_U} = 33K \\ R_{VLOW\_D} = 20K \end{cases}$$

#3. HCLP calculation

Due to, V_{VLOW} = 0.847;

$$90\% = \frac{8.016 - 2 \times 0.847}{6 \cdot V_{HCLP} - 2 \times 0.847} \rightarrow V_{HCLP} = 1.453V$$

$$\frac{2.21}{R_{HCLP\_U} + R_{HCLP\_D}} = \frac{V_{HCLP}}{R_{HCLP\_D}} \rightarrow R_{HCLP\_U} = \frac{(2.21 - V_{HCLP}) \times R_{HCLP\_D}}{V_{HCLP}} = 0.51411 \times R_{HCLP\_D}$$

Because,

$$R_{ISET} = (R_{HCLP\_U} + R_{HCLP\_D}) // (R_{VLOW\_U} + R_{VLOW\_D})$$

$$R_{ISET} = \frac{2.21V}{(\frac{500uA}{5})} = 22K$$

$$R_{HCLP\_U} + R_{HCLP\_D} = \frac{R_{ISET} \times (R_{VLOW\_U} + R_{VLOW\_D})}{(R_{VLOW\_U} + R_{VLOW\_D}) - R_{ISET}} = \frac{22K \times (33K + 20K)}{(33K + 20K) - 22K} = 37.61K$$

Set

$$\begin{cases} R_{HCLP\_U} = 12.77K \approx 13K \\ R_{HCLP\_D} = 24.84K \approx 24K \end{cases}$$

#4. Fs calculation

$$f_{DIM} = \frac{30 \cdot 10^{-6}}{(3 \cdot V_{HCLP} - V_{LOW}) \cdot C_{FSET}}$$

So,

$$C_{FSET} = 8.55nF \approx 8.2nF$$

#5 The design Result

Conditions			
R_{HCLP_U}	13K ohm	R_{HCLP_D}	24K ohm
R_{VLOW_U}	33K ohm	R_{VLOW_D}	20K ohm
R_{DIMI}	0.1K ohm	C_{FSET}	8.2nF

#6. Final result



Fig.15 Final Circuit

SO8 Package Outline & PCB Layout Design



Top View



Side View



Front View



Recommended Pad Layout (Reference only)

Notes: All dimension in millimeter and exclude mold flash & metal burr.

Taping & Reel Specification

1. Taping orientation for packages（SO8）



Feeding direction ⟶

2. Carrier Tape & Reel specification for packages



Package type	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
SO8	12	8	13"	400	400	2500

Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
March 27,2026	Revision 1.0	Initial Release

IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. **No offer to sell or license**. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com