SY5609

100V High Efficiency PSR/SSR Flyback Controller

General Description

The SY5609 is a fully-featured PWM controller integrated high voltage start-up circuit that operates over a wide input range up to 100V.

The SY5609 adopts current mode, quasi constant-frequency control to avoid sub-harmonic oscillation with no need of slope compensation. The SY5609 is specifically designed for both low cost, small size, high efficiency isolated solution with primary-side regulates (PSR) Flyback and Secondary-side regulates (SSR) Flyback application. Additional features include precision reference, output diode Compensation compensation (in PSR), over-voltage protection (in PSR) , line under-voltage lockout, cycle by cycle current limit, frequency modulation, soft-start, external programmable thermal shutdown and internal OTP.

The SY5609 is available in a QFN 4X4-20L package.

Features

- Integrated 100V HV Start-up circuit
- Flexible Topology：
  - Primary-Side Regulated (PSR) Flyback (250kHz/400kHz Selectable)
  - Secondary-Side Regulated (SSR) Flyback (Programmable Frequency)
- Precision Voltage Reference
- Output Diode Compensation in PSR Mode
- Source/Sink=0.5A/0.9A GATE Drivers
- Programmable Soft-start
- Programmable Line Under Voltage Lockout (UVLO) with Adjustable Hysteresis
- External Programmable Thermal Shutdown
- OLP compensation for wide-input range
- Cycle-by-Cycle Current Sense Limit
- Frequency Modulation for EMI reduction
- Hiccup Protection for OLP, SCP, OVP and Thermal Shutdown

Applications

- Telecom Systems Isolated Power Supplies
- Industrial Isolated Power Supplies
- PoE (Power over Ethernet)/PD(Powered Device)

Typical Application



Fig.1 Typical Application-Isolated PSR Flyback Converter



Fig.2 Typical Application-Isolated SSR Flyback Converter

Ordering Information

Ordering Part Number	Package type	Top Mark
SY5609QYQ	QFN4X4-20L RoHS-Compliant and Halogen-Free	**AAJD*xyz***

x = year code, y = week code, z = lot number code

Pinout (top view)



Pin Description

Pin No	Pin Name	Pin Description
1	VDD	Positive power supply terminal for controller input power rail.
2,3,4,5,13,14,15,16,17,EP	N/C	Not connected internally.
6	FB	Output voltage feedback pin. Connect one resistor divider from sensing winding to regulate output voltage in PSR mode. In SSR mode, the FB should be connected to GND.
7	COMP	Loop compensation pin. Let it float in PSR mode, and internally pulled up to 3.3V through 10k resistor in SSR mode.
8	VCC	DC-DC internal circuit supply pin. Connect a bypass capacitor between this pin to GND.
9	GATE	Flyback MOSFET gate driver pin.
10	GND	Flyback controller ground.

11	CS/OTP	Current sense and external over-temperature protection pin.
12	UVLO	Input undervoltage detector. The input voltage is scaled down and sampled using a resistor divider. The controller is enabled once V_{UVLO} exceeds the enable threshold.
18	MODE/FRS	PSR/SSR mode setting and SSR frequency setting pin. Connect a resistor from FRS to GND to program the converter switching frequency in SSR Mode.
19	SS	Soft-start setting pin. A capacitor from SS to GND pin sets the soft-start (I_{SSC} charge current) for the DC-DC converter.
20	PG	This signal will enable the DCDC converter internally. It is pulled up by internal 3.3V voltage source; suggest floating it in application. Pull PG down to GND during operation will shut down the Flyback converter, let it enter sleep mode.

Block Diagram



Fig.3 Block Diagram

Absolute Maximum Ratings

Parameter (Note 1)		Min	Max	Unit
Pins Voltage Respects to GND				
VDD		-0.3	100	V
VCC, GATE		-0.3	20	
UVLO		-0.3	16	
FB, MODE/FRS, CS/OTP, SS,PG		-0.3	3.3	
COMP		-0.3	3.6	
Junction Temperature, Operating		-45	150	°C
Lead Temperature (Soldering, 10 sec.)			260	
Storage Temperature		-65	150	
V_{ESD} Electrostaic Discharge	Human-body model(HBM), per ANSI/ESDA/JEDEC JS-001-2023		±2000	V
	Charged-device model(CDM), per ANSI/ESDA/JEDEC JS-001-2022		±750	

Thermal Information

Parameter (Note 2)	Min	Max	Unit
$R_{\theta JA}$ Junction-to-ambient Thermal Resistance		57.9	°C/W
$R_{\theta JCtop}$ Junction-to-case (top) Thermal Resistance		36.4	
$R_{\theta JCbot}$ Junction-to-case (bottom) Thermal Resistance		23.0	
$R_{\theta JB}$ Junction-to-board Thermal Resistance		41.3	
ψ_{JT} Junction-to-top thermal characteristic parameter		10.4	
ψ_{JB} Junction-to-board thermal characteristic parameter		39.6	
P_D Power Dissipation T_A = 25°C		1.73	W

Recommended Operating Conditions

Parameter(Note 3)	Min	Max	Unit
VDD	9	75	V
VCC, GATE	8	15	
Junction Temperature T_J	-40	125	°C

Electrical Characteristics

(All voltages are referred to GND. TJ=-40℃ to +125℃, typical values are tested at T_J=25℃, unless otherwise specified(Note 4).)

Parameter		Symbol	Test conditions	Min	Typ	Max	Unit
Power Supply	VCC Turn on Threshold	V_{VCC_ON}	V_{VCC} rising	6.5	7	7.5	V
	VCC min Voltage	V_{VCC_MIN}	V_{VCC} falling	5.5	6	6.5	
	VCC Turn off Threshold	V_{VCC_OFF}	V_{VCC} falling	4.5	5	5.5	
	VCC OVP Threshold	V_{VCC_OVP}	V_{VCC} rising	18	19	20	
	Minimum Startup Voltage	$V_{START(min)}$	the voltage of C_{VCC} can be charged up to V_{VCC_ON}	7.7	8.0	8.4	
	Quiescent Current	I_Q	PSR , f_{SW}= F_{SW_MIN}	0.80	1.25	1.35	mA
			SSR , COMP=0	0.85	1.1	1.45	
	HV Start-up Current	I_{VC}	V_{VDD}≥ 18V, V_{VCC} = 0 V	8	18		
			V_{VDD}=10V, V_{VCC}=0V	5	13		
Voltage Feedback	FB Reference Voltage	V_{REF}	T_J= 25℃	1.188	1.2	1.212	V
			T_J= -40℃ to +125℃	1.182	1.2	1.218	
	FB OVP Threshold	V_{FB_OVP}		1.35	1.45	1.55	
	FB sample blanking	$T_{blanking}$	PSR mode, F_{sw}=250kHz, start from PWM downward edge	390	517	645	ns
			PSR mode, F_{sw}=400kHz, start from PWM downward edge	280	365	450	
	FB sample period	T_{sample}	PSR mode, F_{sw}=250kHz/400kHz,	100	135	175	
COMP	COMP Open Circuit Voltage		SSR mode, float COMP		3.3		V
	COMP Internal Pull up Resistor		SSR mode		10		kΩ
PWM Switching(Note 6)	Switching Frequency in SSR Mode	F_{SW}	R_{FRS}=7.5k Ω	-10%	500	+10%	kHz
	Switching Frequency in PSR mode	F_{SW_PSR}	R_{MODE}=0Ω	-10%	250	+10%	
			R_{MODE}=open	-10%	400	+10%	
	Minimum fold-back frequency in PSR mode	F_{SW_MIN}	In PSR Mode, Internal COMP=0V		4		
	Maximum ON time in PSR mode		PSR		5		us
	Maximum DUTY in SSR mode		SSR		83		%
Soft start	Soft Start Charge Current	I_{SSC}		8.7	10	13.8	μA
Gate Driver	Peak Source Current	I_{SOURCE}	V_{VCC} =10V, V_{GATE} = 0 V, pulsed measurement		0.5		A
	Peak Sink Current	I_{SINK}	V_{VCC} =10V, V_{GATE}=10 V, pulsed measurement		0.9		A
Current Sense	Maximum Current Sense Limit	V_{CS_MAX}		145	160	185	mV
	Low Threshold Current Limit	V_{CS_MIN}	In PSR mode		42.5		mV

Parameter		Symbol	Test conditions	Min	Typ	Max	Unit
Current Sense	SCP Limit	V_{CS_SCP}		200	250	300	mV
	Current Limit Leading Edge Blanking Time, same as T_{ON-MIN}	T_{LEB}		150	200	250	ns
MODE/FRS	MODE pin detection current	I_{MODE}		31	40	49	μA
	MODE pin detection period(Note 5)	T_{MODE}			100		μs
	MODE pin detection threshold voltage	V_{MODE}	Voltage level 1 range (PSR Mode,FRS=250kHz)			0.09	V
			Voltage level 2 range (SSR Mode,Programmable FRS:100kHz~500kHz)	0.2		1.85	V
			Voltage level 3 range (PSR Mode,FRS=400kHz)	2.1			V
UVLO	UVLO Enable Threshold	V_{ENABLE}	V_{UVLO} rising		1.25		V
	UVLO Protection Threshold	V_{UVP}		1.17	1.2	1.23	V
	Pull down Current in UVLO Protection Mode	I_{UVLO_hys}	V_{UVLO} =V_{ENABLE}-0.1V	16	20	24	μA
External OTP	Over-temperature Protection Threshold	V_{OTP_REF}	V_{OTP} rising	0.96	1	1.04	V
	Over-temperature Protection Hysteresis	V_{OTP_HYS}	V_{OTP} falling		80		mV
	OTP Delay	T_{OTP_Delay}	V_{OTP}=$V_{OTP-REF}$+20mV		4		PWM cycles
Protection (Note 5)	Over Load Protection Hiccup on Time				4		ms
	Protection Hiccup off Time				64		
	Thermal Shutdown Temperature	T_{SD}			160		℃
	Thermal Shutdown Hysteresis	T_{HYS}			20		

Note 1: Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ_{JA} is measured under still air while T_A=25℃,and chip mounted on high effective four-layer test board in accordance with JESD51-5,51-7.

Note 3: The device is not guaranteed to function outside its operating conditions.

Note 4: Unless otherwise stated, limits are 100% production tested under pulsed load conditions such that $T_A \cong T_J$ = 25℃. Limits over the operating temperature range (See recommended operating conditions) and relevant voltage range(s) are guaranteed by design, test, or statistical correlation.

Note 5: Guaranteed by design or statistical correlation and not production tested.

Note 6: Frequency and duty cycle are not including the range of jitter frequency.

Typical Performance Characteristics

(DC Input Range : 42.5V~57V, output spec: 12Vdc/2.1A, Ambient temperature: 25±5℃.)

Steady

(V_{IN}=48V,I_{OUT}=2.1A，External OTP is disabled)



Time (2μs/div)

Steady

(V_{IN}=48V,I_{OUT}=0A，External OTP is disabled)



Time (1μs/div)

Steady

(V_{IN}=48V,I_{OUT}=2.1A，External OTP is enabled)



Time (2μs/div)

Steady

(V_{IN}=48V,I_{OUT}=0A，External OTP is enabled)



Time (1μs/div)

OLP Entry

(V_{IN}=57V,I_{OUT}=0A to short)



Time (100ms/div)

OLP Entry

(V_{IN}=57V,I_{OUT}=2.1A to short)



Time (100ms/div)

OLP Recovery
(V_{IN}=57V,I_{OUT}=short to 0A)



Time (100ms/div)

OLP Recovery
(V_{IN}=57V,I_{OUT}=short to 2.1A)



Time (100ms/div)

Load Transient
(V_{IN}=48V,I_{OUT}:0.21→2.1A,
slew rate=2.5A/us, F=100Hz)



Time (10ms/div)

Load Transient
(V_{IN}=48V,I_{OUT}:0.21→1.05A,
slew rate=2.5A/us, F=100Hz)



Time (10ms/div)

Load Regulation



Efficiency vs. Load Current



Detailed Description

Start-up Operation

After power supply,the capacitor across VCC and GND pins, C_{VCC} will be charged by the VDD voltage through the internal start-up circuit. Once the VCC voltage reaches V_{VCC_ON}, the start-up charge current will be turned off, and if there is no fault and MODE/FRS pin detection is complete, the DC/DC converter will start operating. The start-up charge current will be turned on again if VCC decreases to V_{VCC_MIN}(~6V) due to the power consumption until the auxiliary winding of Flyback transformer can supply sufficient energy to maintain V_{VCC} above V_{VCC_MIN}.

If faults happen, the PWM switching stops, and the device switches to hiccup mode operation. In this mode, the hiccup off timer (64ms) will start, the start-up charge current will be turned on as needed to maintain the V_{VCC} between 7V and 6V. When the hiccup off time is over, the start-up charge current will be turned off, and when V_{VCC} decreases to 5V, the device enters the re-start sequence.

The device operation is shown in Fig.4.



Fig.4 VCC Startup

Work Mode Detection

After being enabled, the SY5609 will source a 40μA current to MODE/FRS pin to detect the resistor setting. There are three operating modes which can be selected by setting the resistance value between MODE/FRS pin and GND. Refer to the table below for details.

Table 2. MODE Pin Program Options

MODE/FRS to GND Resistance			Working Mode
Min	Typical	Max	
0	0	1.8kΩ	PSR, 250kHz
7.5kΩ		37.5kΩ	SSR, F_{SW}=3750/R_{mode} (kΩ)
68kΩ	open		PSR, 400kHz

Output Voltage Control in PSR Mode

In order to achieve the primary side constant voltage control, the output voltage is detected by measuring the auxiliary winding voltage using the FB pin during the secondary side output diode conduction period. As shown in Fig.5 and Fig.6, When the secondary-side diode is conducting, the FB voltage can be calculated using equation (1).

$$V_{FB}=V_{AUX}*\frac{R_{FBD}}{R_{FBU}+R_{FBD}}=\left(V_{OUT}+V_{D\_F}\right)*\frac{N_{AUX}}{N_S}*\frac{R_{FBD}}{R_{FBU}+R_{FBD}} \quad (1)$$

Where N_{AUX} is the turns of auxiliary winding; N_S is the turns of secondary winding; V_{D_F} is the forward voltage drop of the secondary-side diode. R_{FBD} and R_{FBU} are part of the the resistor divider used for FB sampling.

Fig.5 shows the FB sample control in discontinuous conduction mode (DCM), Fig.6 shows the FB sample control in continuous conduction mode (CCM).



Fig.5 FB Sampling in DCM



Fig.6 FB Sampling in CCM

The SY5609 regulates the primary side MOSFET switching to ensure a peak current always ≥V_{CS_MIN}/R_{CS} in PSR mode, and will start sampling the auxiliary-winding voltage after the power MOSFET is turned off. A blanking time is added to avoid measurement during the ringing caused by the leakage inductance. To guarantee long enough FB sample period, the output diode current conduction time （T_{DIS} in Fig.5 and Fig.6） should always be longer than 600ns in PSR 400kHz mode, and be longer than 800ns in PSR 250kHz mode.

In SSR mode, FB pin should be connected to GND and the voltage sampling function is disabled.

Output Voltage Compensation in PSR Mode

To get good load regulation in PSR mode, the secondary diode voltage drop and the voltage drop on winding resistance are compensated. A sink current in FB pin which varies as the peak current is use for compensation during the FB sampling period.

The compensation current can be calculated using the equation (2).

$$I_{FB\_SINK} = 5uA * \frac{V_{CS} - 40mV}{100mV} \quad (2)$$

In SSR mode, this voltage compensation function is disabled.

Current Sense, Over Current Protection (OCP) and Short Circuit Protection (SCP)

The SY5609 uses a peak current mode Flyback control loop. The current through the external MOSFET is sensed through a sense resistor that is connected in series with the MOSFET source.

The voltage sensed at the CS/OTP pin during ON time is fed to the high-speed current comparator for current mode control.

If the voltage sensed at the CS/OTP pin is above the V_{CS_MAX}, the comparator will turn off the MOSFET for the current cycle and keep it off until the internal oscillator starts the next cycle and senses the current again, resulting in a cycle-by-cycle current limit.

If the load continues increasing after the OCP protection is triggered, the output voltage will decrease, the COMP voltage will rise, and the peak current will trigger OCP every cycle. The SY5609 sets the overload detection by continuously monitoring the $V_{CS/OTP}$ voltage. Once the soft-start finishes, the over load protection (OLP) is enabled. If the OCP signal is detected continuously, and lasts more than 4ms, the DC/DC controller turns off the GATE driver and registers the event as overload protection (OLP). After 64ms hiccup off time, the SY5609 will re-start with a new start-up cycle.

If the peak current cannot be limited by COMP in every cycle due to the minimum gate on time, the current may further increase and transformer may run into saturation. If the monitored V_{CS} voltage reaches 0.25V once, the off time will be forced to max toff, then if V_{CS} reaches 0.25V for the second time, the DC/DC controller registers it as short circuit protection (SCP), it will immediately terminate PWM switching and run into hiccup mode with 64ms hiccup off time, until the condition is removed.

Over Load Protection (OLP) Compensation

The higher input voltage will always lead to higher over-load current limit when the peak current limit is constant, especially in wide input range applications, such as V_{IN}=9V~57V. To solve this problem, an over-load compensation is used as shown in Fig.7

The over-load compensation current flows out of CS/OTP pin, with a compensation voltage generated across the external compensating resistor R_{OLC}. This is superimposed on the current sensing voltage and the sum is used to drive the input of peak current comparator.

The over-load compensation current is controlled by the internally derived T_{off} duty cycle signal. The control curve is shown in Fig.8. Adjusting the external resistor R_{OLC} enables selecting the proper compensation amplitude.

The over-load compensation is only needed when the current sensing voltage is close to the maximum allowed value. Under the light-load conditions, the compensation current I_{OLC} is disabled.



Fig.7 Over Load Compensation



Fig.8 T_{off} Duty Cycle VS. I_{OLC}

Soft Start

The SY5609 provides a soft-start circuit based on charging an external capacitor with an internally generated constant current. Adjusting the external soft-start capacitor enables adjusting the soft-start time. The soft-start capacitor will be discharged completely when protections are triggered or during thermal shutdown.

The SS signal clamps COMP voltage in SSR mode, and it clamps internal V_{REF} in PSR mode.

Clock Frequency Modulation

The device integrates a spread spectrum clock frequency modulation circuit to minimize EMI emissions. The

modulation period is 4ms and the modulation range is ±6% of the switching frequency.

Line Undervoltage Detector

The SY5609 monitors the line voltage and enables the controller when the input voltage is within the required range. The input voltage is sampled using a resistor divider connected to the UVLO pin. A small decoupling capacitor is recommended for noise filtering.

The controller transitions into the enable mode once V_{UVLO} exceeds V_{enable}. Once in enable mode, the controller is allowed to start if no other faults are present. An internal pull-down current source $I_{UVLO-hys}$, with a typical value of 20 μA provides hysteresis. $I_{UVLO-hys}$ turns off once the controller is enabled, allowing V_{UVLO} to rise above V_{enable} by the hysteresis level set by R_{UV1}. The controller is disabled if V_{UVLO} falls below V_{UVP}, at which point $I_{UVLO-hys}$ is re-enabled creating a voltage drop on the UVLO pin.



Fig.9 UVLO Block Diagram

Output Over Voltage Protection in PSR Mode

In PSR mode, if the sampled voltage at FB pin exceeds 120% of V_{REF} for 4 consecutive switching cycles, which means OVP condition has been occurred, the device stops switching and enters hiccup mode immediately. After the 64ms hiccup off time, the device will attempt to restart. It returns to normal operation as soon as the condition disappears.

External OTP

If temperature monitoring of the external MOSFET or transformer is needed, an external NTC resistor placed close to the component can be used. The NTC resistor forms a voltage divider with R_{OLC}+R_{CS} during secondary diode conduction period, as shown in Fig.10. When the temperature increases, the NTC resistance becomes lower and the CS/OTP pin voltage increases.

When the detected voltage exceeds 1V for 4 consecutive cycles, the device register the event as an external OTP. The switching stops immediately and the device enters hiccup mode. When the detected voltage falls below 0.92V, the device resumes normal operation.

A resistor R_{adj} connected in series with NTC can be used to adjust the divider ratio and therefore adjust the OTP threshold.



Fig.10 External OTP

VCC Over Voltage Protection

When the VCC voltage exceeds the V_{VCC_OVP} threshold, the device stops switching enter hiccup mode. After 64ms hiccup off time ends, the device will restart. It will continues to operate in this mode until the overvoltage condition disappears.

Typical Application Schematic

In this design, 42.5VDC~57VDC can be accepted as power supply, the converter is designed to deliver 12V and 2.1A.



Figure 11. Typical Application-Isolated PSR Flyback Converter

Recommended BOM List

Designator	Description	Part Number	Manufacturer
C1	47uF/63V, Aluminium Electrolytic Capacitors ,D8xL12mm	ERF1JM470F12C30T	AISHI
C2	2.2uF/100V, Ceramic capacitor,X7R,±10%,1206	CC1206KKX7R0BB225	YAGEO
C3	2.2uF/100V, Ceramic capacitor,X7R,±10%,1206	CC1206KKX7R0BB225	YAGEO
C_{UV}	10nF/25V, Ceramic capacitor, X7R,±10%,0603	CC0603KRX7R8BB103	YAGEO
C_{SNB}	2.2nF/250V, Ceramic capacitor, X7R,±10%,0805	CC0805JKNPOYBN222	YAGEO
C_{SS}	100nF/25V, Ceramic capacitor, X7R,±10%,0603	CC0603KRX7R8BB104	YAGEO
C_{CS}	22pF/25V, Ceramic capacitor, NPO,±5%,0603	CC0603JRNPO8BN220	YAGEO
C_{VCC2}	0.1uF/25V, Ceramic capacitor, X7R,±10%,0603	CC0603KRX7R8BB104	YAGEO
C_{VCC1}	22uF/25V, Ceramic capacitor, X7R,±10%,0805	CC0805MFX7R8BB226	YAGEO
CS1	220uF/16V, Aluminium Electrolytic Capacitors(Solid state capacitance), D6.3xL8mm,	SPZ1CM221E08O00RAXXX	AISHI
CS2	22uF/25V, Ceramic capacitor, X5R,±20%,1206	CC1206MKX5R8BB226	YAGEO
CS3	22uF/25V, Ceramic capacitor, X5R,±20%,1206	CC1206MKX5R8BB226	YAGEO
CS4	470pF Ceramic capacitor, X7R,±10%,0805	CC0805KRX7R0BB471	YAGEO
CY1	1nF/ 2kV, Ceramic capacitor, X7R,±10%,1206	CC1206KKX7RDBB102	YAGEO
D_{SNB}	250V/250mA,Diode,SOD-123	BAV21W	Jingdao

D_{VCC}	250V/250mA,Diode,SOD-123	BAV21W	Jingdao
D_{OTP}	75V/150mA,Diode,SOD-123	1N4148	Jingdao
Q1	150V/52mΩ/ 21A, NMOS,PG-TDSON-8	BSC520N15NS3 G	Infineon
DS1	10A/80V,Schottky Diode, TO-277	PT10L80SP	PFC Device
DS2	250V/250mA,Diode,SOD-123	BAV21W	Jingdao
R_{UV1}	360k, ±1%,0603	RC0603FR-07360KL	YAGEO
R_{UV2}	20k, ±1%,0603	RC0603FR-0720KL	YAGEO
R_{SNB1}	20k, ±1%,0805	RT0805BRD0720KL	YAGEO
R_{SNB2}	NC	/	/
R_{SNB3}	10, ±1%,0805	RC0805FR-0710RL	YAGEO
R_{gate}	10, ±1%,0805	RC0805FR-0710RL	YAGEO
R_{OLC}	620, ±1%,0603	RC0603FR-07620RL	YAGEO
R_{CS1}	0.12, ±1%,1206	RL1206FR-7W0R12L	YAGEO
R_{CS2}	0.12, ±1%,1206	RL1206FR-7W0R12L	YAGEO
R_{adj}	2.4k, ±1%,0603	RC0603FR-072K4L	YAGEO
R_{NTC}	NTC Thermistor,0603 (2.4k/0603@125℃ ,100k/0603@25℃)	DNT1608X104□3950◎TF	Sunlord
R_{VCC}	10, ±1%,0603	RT0603BRD0710KL	YAGEO
R_{FBU}	39k, ±1%,0603	RC0603FR-0739KL	YAGEO
R_{FBD}	5.1k, ±1%,0603	RC0603FR-075K1L	YAGEO
RS1	51k, ±1%,1206	RC1206FR-0751KL	YAGEO
RS2	2.4k, ±1%,1206	RC1206FR-072K4L	YAGEO
L_1	shorted	/	/
T1	L_M=42uH,EP13 N_{Pri}:N_{Sec}:N_{Aux}=21:7:6	750345603	Wurth Elektronik
U1	100V high Efficiency PSR/SSR Flyback Controller	SY5609	SILIERGY

Design Procedure and Example

A design example of typical PSR application is shown below step by step.

Design Notice:

1. At any condition, the secondary diode conduction time should be longer than 600ns (400kHz PSR)/800ns (250kHz PSR) for sufficient sampling time.

2. R_{FBU} is the upper resistor of the divider. Normally, its value is recommended between 18kΩ~51kΩ.

Identify Design Specification

Design Specification			
V_{IN}	42.5V~57V	η	88%
V_{OUT}	12V	I_{OUT}	2.1A

Transformer N_{PS} and L_M Selection

N_{PS} is limited by the breakdown voltage of the power MOSFET:

$$N_{PS} \le \frac{V_{MOS\_(BR)DS} \times 90\% - V_{DC\_MAX} - \Delta V_S}{V_{OUT} + V_{D\_F}} \quad (3)$$

Where $V_{MOS\_(BR)DS}$ is the breakdown voltage of the power MOSFET.

In constant frequency, continuous conduction mode, each switching period cycle t_S consists of two parts: current rising time T_{ON}, current falling time T_{DIS}, as shown in Fig.6.

For a selected turns ratio, the duty cycle can be calculated with equation (4)

$$\text{Duty Cycle} = \frac{N_{PS} * V_{OUT}}{V_{IN} + N_{PS} * V_{OUT}} \quad (4)$$

The maximum duty cycle means minimum T_{DIS}, so the duty cycle at the lowest input voltage should be checked to ensure long enough sampling time.

The primary-side inductance affects the input current ripple factor. A high inductance results in a large transformer size and high cost; a low inductance results in high switching peak current and RMS current, which causes a decrease in efficiency. Choose a primary-side inductance to make the current ripple ratio factor around 30% ~ 50%. Estimate the primary-side inductance with:

$$L_M = \frac{(V_{IN} * D)^2}{2 * f_{sw} * P_{IN} * k_{RF}} \quad (5)$$

Where k_{RF} is the current ripple factor, P_{IN} is the input power, and L_M is the primary inductance.

Calculate L_M based on the minimum input voltage condition.

The leakage inductance leads to power loss and voltage stress on the MOSFET. Normally, the leakage inductance should be controlled to be below 3% of the transformer inductance.

Once the CCM frequency f_{SW} and K_{RP} is set, the inductance of the transformer can be calculated:

Conditions			
V_{IN_MIN}	42.5V	V_{IN_MAX}	57V
ΔV_S	30V	$V_{MOS\text{-}(BR)DS}$	150V
P_{OUT} (max)	25.2W	V_{D_F}	0.5V
Ripple factor	0.4	f_{SW}	400kHz

(a) Compute turns ratio N_{PS} first

$$N_{PS} \le \frac{V_{MOS\_(BR)DS} \times 90\% - V_{DC\_MAX} - \Delta V_S}{V_{OUT} + V_{D\_F}} = \frac{150 * 0.9 - 57 - 30}{12.5} = 3.84$$

N_{PS} is set to

$$N_{PS} = 3$$

(b) Compute maximum duty cycle and check the min T_{DIS} in heavy load (frequency accuracy and jitter need to be considered)

$$D_{MAX} = \frac{N_{PS} * (V_{OUT} + V_{D\_F})}{V_{IN\_MIN} + N_{PS} * (V_{OUT} + V_{D\_F})} = \frac{3 * (12 + 0.5)}{42.5 + 3 * (12 + 0.5)} = 0.469$$

$$T_{DIS\_MIN} = (1 - D_{MAX}) * T_{SW} = (1 - 0.469) * 2.5us * 90\% * 94\%$$
$$= 1.123us > 600ns$$

(c) Compute inductor L_M

$$L_M = \frac{(V_{IN\_MIN} * D_{MAX})^2}{2 * f_{sw} * P_{IN} * k_{RF}} = \frac{(42.5 * 0.469)^2}{2 * 400k * \frac{25.2}{0.88} * 0.4} = 43.31uH$$

Set: L_M=42.0μH

MOSFET and DIODE Setting

The maximum voltage rating of the MOSFET and power diode are calculated at the maximum input voltage and full load.

$$V_{MOS\_DS\_MAX} = V_{DC\_MAX} + N_{PS} \times (V_{OUT} + V_{D\_F}) + \Delta V_S \quad (6)$$

$$V_{D\_R\_MAX} = \frac{V_{DC\_MAX}}{N_{PS}} + V_{OUT} \quad (7)$$

Where V_{DC_MAX} is maximum input DC voltage; N_{PS} is the turns ratio of the Flyback transformer; V_{OUT} is the rated output voltage; V_{D_F} is the forward voltage of secondary power diode; ΔV_S is the overshoot voltage clamped by RCD snubber during OFF time.

The maximum current rating of the MOSFET and power diode are calculated using minimum input voltage and full load:

$$I_{MOS\_PK\_MAX}=I_{P\_PK\_MAX} \quad (8)$$

$$I_{MOS\_RMS\_MAX}=I_{P\_RMS\_MAX} \quad (9)$$

$$I_{D\_PK\_MAX}=N_{PS}\times I_{P\_PK\_MAX} \quad (10)$$

$$I_{D\_AVG}=I_{OUT} \quad (11)$$

Where $I_{P\_PK\_MAX}$ and $I_{P\_RMS\_MAX}$ are maximum primary peak current and RMS current, which will be introduced later.

After setting the turns ratio and transformer inductance, the current stress of the MOSFET, diode and transformer winding can be calculated with:

$$I_{MOS\_PK\_MAX}=I_{P\_PK\_MAX}=\frac{\frac{P_{IN}}{V_{INMIN}}}{Duty}*(1+k_{RF}) \quad (12)$$

$$I_{MOS\_RMS\_MAX}=I_{P\_RMS\_MAX}=\sqrt{\frac{\int_0^{D*Ts}\left[\frac{\frac{P_{IN}}{V_{INMIN}}}{D}(1-k_{RF})+\frac{V_{INMIN}}{L_M}*t\right]^2 dt}{Ts}} \quad (13)$$

$$I_{D\_PK\_MAX}=I_{S\_PK\_MAX}=N_{PS}\times I_{P\_PK\_MAX} \quad (14)$$

$$I_{D\_PK\_MAX}=I_{S\_RMS\_MAX}=\sqrt{\frac{\int_{D*Ts}^{Ts}\left[\frac{N_{PS}*P_{IN}}{V_{INMIN}*D}(1+k_{RF})-\frac{V_{OUT}}{L_M/N_{PS}^2}*(t-D*Ts)\right]^2 dt}{Ts}} \quad (15)$$

(d) Compute maximum primary peak current $I_{P\_PK\_MAX}$, primary RMS current $I_{P\_RMS\_MAX}$, , secondary peak current $I_{S\_PK\_MAX}$, secondary RMS current $I_{S\_RMS\_MAX}$.

$$I_{P\_PK\_MAX}=\frac{\frac{P_{IN}}{V_{IN\_MIN}}}{D_{MAX}}*(1+k_{RF})=\frac{\frac{25.2}{42.5*0.88}}{0.469}(1+0.4)=2.03A$$

$$I_{P\_RMS\_MAX}=\sqrt{\frac{\int_0^{D_{MAX}*Ts}\left[\frac{\frac{P_{IN}}{V_{IN\_MIN}}}{D_{MAX}}(1-k_{RF})+\frac{V_{IN\_MIN}}{L_M}*t\right]^2 dt}{Ts}}$$

$$=\sqrt{\frac{\int_0^{1.1725u}\left[0.862+\frac{42.5}{42\mu}*t\right]^2 dt}{2.5\mu}}$$

$$=1.023A$$

$$I_{S\_PK\_MAX}=N_{PS}\times I_{P\_PK\_MAX}=3*2.03=6.09A$$

$$I_{S\_RMS\_MAX}=\sqrt{\frac{\int_{D_{MAX}*Ts}^{Ts}\left[N_{PS}*I_{P\_PK\_MAX}-\frac{V_{OUT}}{L_M/N_{PS}^2}*(t-D_{MAX}*Ts)\right]^2 dt}{Ts}}$$

$$=\sqrt{\frac{\int_{1.1725u}^{2.5u}\left[6.09-\frac{12}{4.67u}*(t-1.1725u)\right]^2 dt}{2.5\mu}}$$

$$=2.977A$$

(e) Select secondary power diode

Refer to Power Device Design

Known conditions at this step			
V_{DC_MAX}	57V	N_{PS}	3
V_{OUT}	12V	V_{D_F}	0.5V

Compute the voltage and the current stress of secondary power diode

$$V_{D\_R\_MAX}=\frac{V_{DC\_MAX}}{N_{PS}}+V_{OUT}+\triangle V_S$$

$$=\frac{57V}{3}+12V+15V$$

$$=46V$$

$$I_{D\_PK\_MAX}=N_{PS}*I_{P\_PK\_MAX}=2.03*3=6.09A$$

$$I_{D\_PK\_MAX}=I_{S\_RMS\_MAX}=2.977A$$

Set:

Secondary power diode:10A/80V,Schottky Diode.

Current Sense Resistor Selection

The current sense resistor can be used to limit the switching peak current. The current sense voltage at full load should be around 80% of the V_{CS_MAX}, so the resistance can be calculated with:

$$R_{CS}=\frac{0.8*V_{CS\_MAX}}{I_{P\_PK\_MAX}} \quad (16)$$

(f) Compute current sense resistor

$$R_{CS}=\frac{0.8*V_{CS\_MAX}}{I_{P\_PK\_MAX}}=\frac{0.8*0.16}{2.03}=0.063\Omega$$

Set:

$$R_{CS}=60m\Omega$$

Then, check the T_{DIS} in no load:

$$T_{DIS\_MIN}=\frac{V_{CS\_MIN}*0.90*L_M*0.95}{R_{CS}*1.01*N_{PS}*(V_{OUT}+V_{D\_F})}=632ns>600ns$$

RCD Snubber for MOSFET

The power stored in leakage inductance is evaluated first.

$$P_{LK}=0.5*L_{LK}*I_{P\_PK\_MAX}^{2}\times F_{sw} \quad (17)$$

Where L_{LK} is the leakage inductance of the flyback transformer; I_{P_PK} is the peak current of primary side.

The power of the leakage inductance will consume by the resistor R_{RCD},

$$R_{RCD}=\frac{\left[N_{PS}\times(V_{OUT}+V_{D\_F})+\Delta V_S\right]^2}{P_{LK}} \quad (18)$$

Where N_{PS} is the turns ratio of the flyback transformer; V_{OUT} is the output voltage; V_{D_F} is the forward voltage of the power diode; ΔV_S is the overshoot voltage clamped by RCD snubber;

The C_{RCD} is related with the voltage ripple of the snubber ΔV_{C_RCD}.

$$C_{RCD}=\frac{N_{PS}\times(V_{OUT}+V_{D\_F})+\Delta V_S}{R_{RCD}\times f_S\times\Delta V_{C\_RCD}} \quad (19)$$

(g) Set RCD snubber.

Suppose the leakage inductance is 1% of the primary inductance.

$V_{RCD}=N_{PS}*(V_{OUT}+V_{D\_F})+\Delta Vs=57.5V$

$P_{RCD}=0.5*42u*0.01*2.03^2*400k=0.346W$

$$R_{RCD}=\frac{57.5^2}{0.346}=9.55k\Omega$$

Select two 20kΩ resistors in parallel as R_{RCD}.

$$C_{RCD}=\frac{N_{PS}*(V_{OUT}+V_{D\_F})+\Delta V_S}{R_{RCD}*f_S*\Delta V_{C\_RCD}}=\frac{57.5V}{20k*400k*0.3*20V}\approx 2.2nF$$

Transformer Turns Selection

The key transformer parameters are shown below:

Necessary parameters	
Primary to Secondary Turns ratio	N_{PS}
Inductance	L_M
Primary maximum current	$I_{P\_PK\_MAX}$
Primary maximum RMS current	$I_{P\_RMS\_MAX}$
Secondary maximum RMS current	$I_{S\_RMS\_MAX}$

The design rules are as followed:

(S1) Select the magnetic core style, identify the effective cross-sectional area A_e. There select EP13 for compute example. Its A_e is 19.50 mm^2. The EP13 can be replaced by other reasonable magnetic core style.

(S2) Preset the maximum magnetic flux density ΔB is 0.26T at minimum BUS voltage and full load condition:

Usually $\Delta B=0.2T\sim0.3T$,set $\Delta B=0.2$

(S3) Compute primary turn N_P

$$N_P=\frac{L_M\cdot I_{P\_PK\_MAX}}{\Delta B\cdot A_e}=\frac{42uH\times 2.03}{0.20T\times 19.50mm^2}=21.86$$

N_P is set to 21

Where A_e is effective cross-sectional area of core

(S4) Compute secondary turn N_S

$$N_S=\frac{N_P}{N_{PS}}=\frac{21}{3}=7$$

N_S is set to 7

(S5) Compute auxiliary turn N_{AUX}

Generally, minimum VCC pin voltage should be guaranteed to be above VCC_MIN，so set VCC=10V. Turns of auxiliary winding can be initially calculated as below equation:

$$N_{AUX}=N_S\cdot\frac{V_{VCC}}{V_{OUT}}=7\times\frac{10}{12}=5.83$$

N_{AUX} is set to 6

(S6) Select an appropriate wire diameter

With $I_{P\_RMS\_MAX}$ and $I_{S\_RMS\_MAX}$, select appropriate wire to achieve the current density from 4A/mm^2 to 10A/mm^2.

Primary wire diameter selection: current density j is set to 12A/mm^2.The compute primary wire cross-sectional area:

$$S_{Pri}=\frac{I_{P\_RMS\_MAX}}{j}=\frac{1.023}{10}=0.1023mm^2$$

Selected wire diameter，set D1=0.15mm

Number of wire to be parelleled,

$$N_{P\_wire}'=\frac{S_{Pri}}{\pi*(\frac{D1}{2})^2}=\frac{0.1023}{\pi*(\frac{D1}{2})^2}=5.79$$

Set $N_{P\_wire}=6$

Secondary wire diameter selection: current density j is set to 12A/mm^2.The compute secondary wire cross-sectional area:

$$S_{SEC}=\frac{I_{S\_RMS\_MAX}}{j}=\frac{2.977}{12}=0.2481mm^2$$

Selected wire diameter，set D2=0.20mm

Number of wire to be parelleled,

$$N_{S\_wire}'=\frac{S_{SEC}}{\pi*(\frac{D2}{2})^2}=\frac{0.2481}{\pi*(\frac{D2}{2})^2}=7.90$$

Set N_{S_wire}=8

Consider transformer style, the actual primary and secondary wire diameter can be adjusted for best production.

(S7) If the window area of the core and bobbin is not enough, reselect the core style, go to (S1) and redesign the transformer until the ideal transformer is achieved.

(S8) The transformer final parameters are shown below

Item	**Specification**	**Remark**
EP13 (42.5VDC~57VDC, 25.2W)		
Primary-Side Inductance	42uH±5%	40kHz,1V,25±5 ℃,Hum:65 ±25%
Primary-Side Leakage Inductance	1.20μH Maximum	Short One of Secondary Winding
N_P	21(0.15mm*6)	
N_S	7(0.20mm*8)	
N_A	6(0.15mm*1)	

Set MODE/FRS Pin

Let MODE/FRS pin float to set 400kHz PSR mode operation.

Set FB Pin

Refer to Output Voltage Control in PSR Mode part.

Available from the previous design: N_S=7,N_{AUX}=6

First identify R_{FBU} need for line regulation.

Parameters Designed			
R_{FBU}	39kΩ		

Then compute R_{FBD}

Conditions			
V_{OUT}	12V	V_{FB_REF}	1.2V
R_{FBU}	39kΩ		

$$R_{FBD}=\frac{R_{FBU}}{\frac{V_{OUT}*N_{AUX}}{V_{FB\_REF}*N_S}-1}=\frac{39k}{\frac{12V}{1.2V}*\frac{6}{7}-1}\approx 5.1k$$

Layout

(a) To achieve better EMI performance and reduce the line frequency ripple, the output of the bridge rectifier should be connected to the BUS line capacitor first, then to the switching circuit.

(b) The circuit loop of all switching loops should be kept small: primary power loop, secondary loop and auxiliary power loop.

(c) The connection of primary ground is recommended as shown below:



Ground ①: ground of BUS capacitor.

Ground ②: ground of bias supply capacitor.

Ground ③: ground node of auxiliary winding.

Ground ④: ground node of resistor divider.

Ground ⑤: primary ground node of Y capacitor.

Ground ⑥: device GND.

Ground ⑦: ground of current sense resistor.

(d) Bias supply trace should be connected to the bias supply capacitor first instead of GND pin. The bias supply capacitor should be put beside the IC.

(e) Place the FB resistor divider near the the IC.

QFN4x4-20 Package Outline Drawing



Top View



Bottom View



Front View



Recommended PCB layout
(Reference only)

Notes: All dimension in millimeter and exclude mold flash & metal burr.

Tape and Reel Specification

1. QFN4×4 Taping Orientation



Feeding direction

2. Carrier Tape and Reel specification for packages



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel (pcs)
QFN4x4	12	8	13"	400	400	5000

Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
November 29，2025	Revision 1.0	Initial Release

IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. **No offer to sell or license**. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com