


### Single Stage Buck PFC Regulator For LED Lighting

### **General Description**

The SY22778Y is a single stage Buck PFC controller targeting at LED lighting applications. It integrates a 600V MOSFET to decrease physical volume. It adopts the proprietary control architecture to achieve an accurate regulation of LED current, unity power factor, and quasi-resonant valley turn-on high efficiency operation. It adopts special design to achieve quick start up and reliable protection for safety requirement.

It integrates open/short LED protection and eliminates the need for opto-coupler, thus minimizing the component count and board size.

### **Ordering Information**



Ordering Number	Package type	Note
SY22778YAGC	DIP8	

### **Features**


- Integrated 600V MOSFET
- Valley Turn-on of the MOSFET to Achieve Low **Switching Losses**
- Power Factor >0.90 with Single-stage conversion
- Low start up current: 15µA typical
- Quick start up <500ms
- Reliable short LED and Open LED protection
- Power factor >0.90 with single-stage conversion
- RoHS Compliant and Halogen Free
- Compact package: DIP8


### **Applications**

LED lighting

Recommended operating output power			
Products	176~264Vac	90~132Vac	
CV22770V	32W	20W	
SY22778Y	@ V <sub>OUT</sub> =100V	$@V_{OUT}=50V$	

## **Typical Applications**









Figure 2. Efficiency vs Input Voltage



### Pinout (top view)



Top Mark: BBS xyz (device code: BBS, x=year code, y=week code, z=lot number code)

Pin Name	Pin Number	Pin Description
GND	1	Ground pin
VIN	2	Power supply pin. This pin also provides output over voltage protection along with VSEN pin.
COMP	3	Loop compensation pin. Connect a RC network across this pin and ground to stabilize the control loop.
VSEN	4	Inductor current zero-crossing detection pin. This pin receives the auxiliary winding voltage by a resister divider and detects the inductor current zero crossing point. This pin also provides over voltage protection and line regulation modification function simultaneously. If the voltage on this pin is above V <sub>VSEN_OVP</sub> , the IC would enter over voltage protection mode. Good line regulation can be achieved by adjusting the upper resistor of the divider.
Source	5	Current sense pin. Connect this pin to the source of the switch. Connect the sense resistor across the source of the switch and the GND pin.  (current sense resister R <sub>S</sub> : $I_o = \frac{1}{2} \times \frac{V_{REF}}{R_S}$ ). Also this pin used to detect transformer and secondary is short or not.
Drain	6/7/8	Drain of the internal power MOSFET.

# **Block Diagram**




Figure3. Block Diagram





### 



### **Electrical Characteristics**

 $(V_{IN} = 12V \text{ (Note 3)}, T_A = 25^{\circ}\text{C unless otherwise specified)}$ 

Parameter $T_{\text{IN}} = 12 \text{ V (Note 5)}, T_{\text{A}} = 25 \text{ C (Note 5)}$	Symbol	Test Conditions	Min	Тур	Max	Unit
Power Supply Section		1			I	<u>.</u>
VIN turn-on threshold	V <sub>VIN_ON</sub>		19	20	21	V
VIN turn-off threshold	V <sub>VIN_OFF</sub>		7.5	8.5	9.5	V
VIN OVP voltage	V <sub>VIN_OVP</sub>			V <sub>IN,ON</sub> +1.6V		V
Start up Current	$I_{ST}$	V <sub>VIN</sub> <v<sub>VIN_OFF</v<sub>	10	15	21	μA
Shunt current in OVP mode	I <sub>VIN_OVP</sub>	V <sub>VIN</sub> =12V afterV <sub>VIN</sub> >V <sub>VIN_OVP</sub>	3.5	4.7	5.9	mA
		Error Amplifier Section				
Internal reference voltage	V <sub>REF</sub>		0.294	0.300	0.306	V
		Current Sense Section				
Current limit voltage	VISEN_LIMIT		0.65	0.73	0.81	V
ON State Resistance	RDSON	Tc=25°C		2.2		Ω
Continuous Drain Current	ID	Tc=25°C		0.9		A
VSEN pin Section						
VSEN pin OVP voltage threshold	Vvsen_ovp		1.43	1.5	1.57	V
PWM Section						
Max ON Time	T <sub>ON_MAX</sub>	ISEN=0V		26		μs
Max OFF Time	Toff_max			150		μs
Blanking time for ON time	Ton_blk			350		ns
Blanking time for OFF time	T <sub>OFF_BLK</sub>			1.8		μs
Maximum switching frequency	$f_{MAX}$			120		kHz
Thermal Section						
Thermal Shutdown Temperature	T <sub>SD</sub>			150		°C

Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2:  $\Theta_{JA}$  is measured in the natural convection at  $T_A = 25^{\circ}C$  on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2" x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

Note 3: Increase VIN pin voltage gradually higher than V<sub>VIN,ON</sub> voltage then turn down to 12V.



### **Operation**

SY22778Y is a constant current Buck PFC regulator targeting at LED lighting applications.

It integrates a MOSFET with 600V breakdown voltage to decrease physical volume.

High power factor is achieved by constant on-time operation mode, with which the control scheme and the circuit structure are both simple.

Start up process is optimized inside SY22778Y, and quick start up (less than 500ms) is achieved without any additional circuit

In order to reduce the switching losses and improve EMI performance, Quasi-Resonant switching mode is applied, which means to turn on the power MOSFET at voltage valley; the start up current of SY22778Y is rather small (15μA typically) to reduce the standby power loss further; the maximum switching frequency is clamped to 120kHz to reduce switching losses and improve EMI performance when the converter is operated at light load condition.

SY22778Y provides reliable protections such as Short Circuit Protection (SCP), Open LED Protection (OLP), Over Temperature Protection (OTP), transformer shorted protection and power diode shorted protection, etc.


SY22778Y is available with DIP8

### **Applications Information**

#### Start up

After AC supply or DC BUS is powered on, the capacitor C<sub>VIN</sub> across VIN and GND pin is charged up by BUS voltage through a start up resistor R<sub>ST</sub>. Once V<sub>VIN</sub> rises up to  $V_{VIN\ ON}$ , the internal blocks start to work and PWM output is enabled.

The output voltage is feedback by VSEN pin, which is taken as V<sub>FBV</sub>. If V<sub>FBV</sub> is lower than certain threshold  $V_{VSEN ST}$ , the typical value of  $V_{VSEN ST}$  is 0.75V, which means the output voltage is not built up,  $V_{\text{COMP}}$  is pulled up to high clamped; if V<sub>FBV</sub> is higher than V<sub>VSEN\_ST</sub>, V<sub>COMP</sub> is under charge of the internal gain modulator.



This operation is aimed to build up enough output voltage for auxiliary winding bias supply as quickly as possible. It is enabled only one time just when  $V_{VIN}$  is over V<sub>VIN ON</sub>.

V<sub>COMP</sub> is pre-charged by internal current source to V<sub>COMP ST</sub>, the typical value of V<sub>COMP ST</sub> is 1.0V and hold V<sub>COMP IC</sub> at this level until fast start up process is finished.

The start up resistor R<sub>ST</sub> and C<sub>VIN</sub> are designed by rules below:

(a) Preset start-up resistor R<sub>ST</sub>, make sure that the current through R<sub>ST</sub> is larger than I<sub>ST</sub> and smaller than I<sub>VIN\_OVP</sub>

$$\frac{V_{\text{BUS}}}{I_{\text{VIN\_OVP}}} < R_{\text{ST}} < \frac{V_{\text{BUS}}}{I_{\text{ST}}}$$

Where  $V_{BUS}$  is the BUS line voltage.

(b) Select  $C_{VIN}$  to obtain an ideal start up time  $t_{ST}$  and ensure the output voltage is built up at one time.

$$C_{\text{VIN}} \!=\! \frac{(\frac{V_{\text{BUS}}}{R_{\text{ST}}} \! - \! I_{\text{ST}}) \! \times \! t_{\text{ST}}}{V_{\text{VIN\_ON}}}$$

(d) If the C<sub>VIN</sub> is not big enough to build up the output voltage at one time. Increase C<sub>VIN</sub> and decrease R<sub>ST</sub>, go back to step (a) and redo such design flow until the ideal start up procedure is obtained.



#### Shut down

After AC supply or DC BUS is powered off, the energy stored in the BUS capacitor will be discharged. When the auxiliary winding of Buck transformer can not supply enough energy to VIN pin, V<sub>VIN</sub> will drop down. Once V<sub>VIN</sub> is below V<sub>VIN-OFF</sub>, the IC will stop working and V<sub>COMP</sub> will be discharged to zero.

#### **Constant-current control**

The switching waveforms are shown in Fig.5. The output current I<sub>OUT</sub> can be represented by,

$$I_{\text{OUT}} = \frac{I_{\text{PK}}}{2} \times \frac{t_{\text{EFF}}}{t_{\text{S}}}$$

Where I<sub>PK</sub> is the peak current of the inductor; t<sub>EFF</sub> is the effective time of inductor current rising and falling; ts is the switching period.

I<sub>PK</sub> and t<sub>EFF</sub> can be detected by Source and VSEN pin, which is shown in Fig.6. These signals are processed and applied to the negative input of the gain modulator. In static state, the positive and negative inputs are equal.

$$V_{REF} = I_{PK} \times R_S \times \frac{t_{EFF}}{t_S}$$




Fig.5 switching waveforms




Fig.6 Output current detection diagram

Finally, the output current I<sub>OUT</sub> can be represented by

$$I_{OUT} = \frac{V_{REF}}{R_s \times 2}$$

Where V<sub>REF</sub> is the internal reference voltage; R<sub>S</sub> is the current sense resistor.

V<sub>REF</sub> is internal constant parameters; I<sub>OUT</sub> can be programmed by R<sub>S</sub>.

$$R_s \!=\! \frac{V_{\text{\tiny REF}}}{I_{\text{\tiny OUT}} \! \times \! 2}$$

#### **Quasi-Resonant Operation**

OR mode operation provides low turn-on switching losses for Buck converter.




Fig.7 QR mode operation

The voltage across drain and source of the MOSFET is reflected by the auxiliary winding of the Buck transformer. VSEN pin detects the voltage across the auxiliary winding by a resistor divider. When the voltage across drain and source of the MOSFET is at voltage valley, the MOSFET would be turned on.



# Over Voltage Protection (OVP) & Open LED Protection (OLP)




Fig8. OVP&OLP

The output voltage is reflected by the auxiliary winding voltage of the Buck transformer, and both VSEN pin and VIN pin provide over voltage protection function. When the load is null or large transient happens, the output voltage will exceed the rated value. When  $V_{\rm VIN}$  exceeds  $V_{\rm VIN\_OVP}$  or  $V_{\rm VSEN}$  exceeds  $V_{\rm VSEN\_OVP}$ , the over voltage protection is triggered and the IC will discharge  $V_{\rm VIN}$  by an internal current source  $I_{\rm VIN\_OVP}$ . Once  $V_{\rm VIN}$  is below  $V_{\rm VIN\_OFF}$ , the IC will shut down and be charged again by BUS voltage through start up resistor. If the over voltage condition still exists, the system will operate in hiccup mode.

Thus, the turns of the auxiliary winding  $N_{AUX}$  and the resistor divider is related with the OVP function.

$$\frac{V_{\text{SEN\_OVP}}}{V_{\text{OVP}}} = \frac{N_{\text{AUX}}}{N} \times \frac{R_{\text{VSEND}}}{R_{\text{VSENU}} + R_{\text{VSEND}}}$$

$$\frac{V_{\text{VIN\_OVP}}}{V_{\text{OVP}}} \! \geq \! \frac{N_{\text{AUX}}}{N}$$

Where  $V_{OVP}$  is the output over voltage specification;  $R_{VSENU}$  and  $R_{VSEND}$  compose the resistor divider. The turns ratio of N to  $N_{AUX}$  and the ratio of  $R_{VSENU}$  to  $R_{VSEND}$  could be induced from equation above.

#### **Short Circuit Protection (SCP)**

When the output is shorted to ground, the output voltage is clamped to zero. The voltage of the auxiliary winding is proportional to the output winding, so valley signal cannot be detected by VSEN. Without valley detection, MOSFET cannot be turned ON until maximum off time toff\_MAX is matched. If MOSFET is turned ON by toff\_MAX 64 times continuously, IC will be shut down and enter into hiccup mode.

If the output voltage is not low enough to disable valley detection in short condition,  $V_{VIN}$  will drop down without auxiliary winding supply. Once  $V_{VIN}$  is below  $V_{VIN\_OFF}$ , the IC will shut down and be charged again by the BUS voltage through the start up resistor. If the short circuit condition still exists, the system will operate in hiccup mode.

#### Line regulation modification

The IC provides line regulation modification function to improve line regulation performance.

Due to the sample delay of Source pin and other internal delay, the output current increases with increasing input BUS line voltage. A small compensation voltage  $\Delta V_{\rm ISEN-C}$  is added to Source pin during ON time to improve such performance. This  $\Delta V_{\rm ISEN-C}$  is adjusted by the upper resistor of the divider connected to VSEN pin.

$$\Delta V_{\text{ISEN\_C}} = (V_{\text{BUS}} - V_{\text{OUT}}) \times \frac{N_{\text{AUX}}}{N} \times \frac{1}{R_{\text{VSEN_II}}} \times K_2 \times R_{\text{K2}}$$

Where  $R_{VSENU}$  is the upper resistor of the divider;  $k_2$  is an internal constant as the modification coefficient, the typical value of  $k_2$  is 0.1;  $R_{k2}$  is an internal feed-forward resistor, the typical value of  $R_{k2}$  is  $170\,\Omega$ .




Fig9. Feed-forward resistor

#### Power design reference

A few applications are shown as below

Products	Input range	Output current	Application	Temperature rise
	176Vac~264Vac	0.40A	19W/T8	45℃
	176Vac~264Vac	0.30A	17W/T8	40℃
SY22778Y	176Vac~264Vac	0.30A	15W/T8	35℃
	90Vac~132Vac	0.30A	17W/T8	45℃
	90Vac~132Vac	0.30A	16W/T8	40℃
	90Vac~132Vac	0.30A	15W/T8	35℃

The test is operated in natural cooling condition at 25  $^{\circ}$ C ambient temperature.



### **Power Device Design**

#### **MOSFET and Diode**

When the operation condition is with maximum input voltage and full load, the voltage stress of MOSFET and output power diode is maximized;

$$V_{\text{MOS\_DS\_MAX}} = \sqrt{2}V_{\text{AC\_MAX}}$$
$$V_{\text{D\_R\_MAX}} = \sqrt{2}V_{\text{AC\_MAX}}$$

Where  $V_{AC\_MAX}$  is maximum input AC RMS voltage. When the operation condition is with minimum input voltage and full load, the current stress of MOSFET and power diode is maximized.

#### Inductor (L)




Fig.10 input waveforms

The power is transferred from AC input to output only when the input voltage is larger than output voltage in Buck converter. The input voltage and inductor current waveforms are shown in Fig.10, where  $\theta_1$  and  $\theta_2$  are the time that input voltage is equal to output voltage.

In Quasi-Resonant mode, each switching period cycle tS consists of three parts: current rising time  $t_1$ , current falling time  $t_2$  and quasi-resonant time  $t_3$  shown in Fig.11.




Fig.11 switching waveforms

The system operates in the constant on time mode to achieve high power factor. The ON time increases with the input AC RMS voltage decreasing and the load increasing. When the operation condition is with minimum input AC RMS voltage and full load, the ON time is maximized. On the other hand, when the input voltage is at the peak value, the OFF time is maximized. Thus, the minimum switching frequency f<sub>S-MIN</sub> happens at the peak value of input voltage with minimum input AC RMS voltage and maximum load condition; meanwhile, the maximum peak current through MOSFET and the transformer happens.

Once the minimum frequency  $f_{S\text{-MIN}}$  is set, the inductance of the transformer could be calculated. The design flow is shown as below:

- (a) Preset minimum frequency f<sub>S-MIN</sub>
- (b) Compute relative t<sub>S</sub>, t<sub>1</sub>

$$\begin{aligned} &\mathbf{t}_{\mathrm{S}} \!=\! \frac{1}{\mathbf{f}_{\mathrm{S\_MIN}}} \\ &\mathbf{t}_{\mathrm{l}} \!=\! \frac{\mathbf{t}_{\mathrm{S}} \!\times\! (\mathbf{V}_{\mathrm{OUT}} + \! V_{DF})}{(\sqrt{2} \mathbf{V}_{\mathrm{AC\_MIN}} + \! V_{DF})} \end{aligned}$$

$$\mathbf{t}_2 = \mathbf{t}_S - \mathbf{t}_1$$

Where V<sub>DF</sub> is the forward voltage of the diode

(c) Design inductance L

$$\theta_{\rm l} = \arcsin(\frac{{\rm V}_{\scriptscriptstyle OUT}}{\sqrt{2}{\rm V}_{\scriptscriptstyle \rm AC~MIN}}) \times \frac{1}{\pi} \times \frac{1}{2 \times f_{\scriptscriptstyle AC}}$$

$$\theta_2 = \frac{1}{2 \times f_{AC}} - \theta_1$$

$$L = \frac{\eta \times f_{AC} \times V_{OUT} \times t_1}{P_{OUT}} > \frac{\eta}{2}$$

$$[\sqrt{2}V_{\text{AC\_MIN}} \times \frac{\cos(2\pi f_{AC} \times \theta_1) - \cos(2\pi f_{AC} \times \theta_2)}{2\pi f_{AC}} - V_{OUT}(\theta_2 - \theta_1)]$$

Where  $\eta$  is the efficiency;  $P_{OUT}$  is rated full load power;

(d) Compute inductor maximum peak current  $I_{L-PK-MAX}$ .

$$\mathbf{I}_{L\_PK\_MAX} = \frac{(\sqrt{2}\mathbf{V}_{AC\_MIN} - \mathbf{V}_{OUT}) \times \mathbf{t}_1}{L}$$

Where  $I_{\text{L-PK-MAX}}$  is maximum inductor peak current ;

(e) Compute RMS current of the inductor

 $I_{L\_RMS\_MAX}$  is Inductor RMS current of whole AC period





$$\mathbf{I}_{\mathrm{L\_RMS\_MAX}} = \frac{\mathbf{t_1}}{\sqrt{3} \times \mathbf{L}} \sqrt{V_{AC\_MIN}^2 + V_{OUT}^2} - \frac{4\sqrt{2}V_{AC\_MIN} \times V_{OUT}}{\pi}$$

(f) compute RMS current of the MOSFET

$$I_{L\_RMS\_MAX} = \sqrt{\frac{t_1}{3t_S}} \times \frac{t_1}{L} \sqrt{V_{AC\_MIN}^2 + V_{OUT}^2 - \frac{4\sqrt{2}V_{AC\_MIN} \times V_{OUT}}{\pi}}$$

#### Inductor design (N, Naux)

the parameters below are necessary:

Necessary parameters	
Inductance	L
inductor maximum current	$I_{L\_PK\_MAX}$
inductor maximum RMS current	I <sub>L-RMS-MAX</sub>

The design rules are as followed:

- (a) Select the magnetic core style, identify the effective area  $A_{\text{e.}}\,$
- (b) Preset the maximum magnetic flux  $\Delta B$

 $\Delta B=0.22\sim0.26T$ 

(c) Compute primary turn N

$$N = \frac{L_{M} \times I_{L\_PK\_MAX}}{\Delta B \times A_{e}}$$

(d) Compute auxiliary turn N<sub>AUX</sub>

$$N_{AUX} = N \times \frac{V_{VIN}}{V_{OUT}}$$

Where  $V_{VIN}$  is the working voltage of VIN pin.

- (e) Select an appropriate wire diameter with  $I_{L\text{-}RMS\text{-}MAX}$  , select appropriate wire to make sure the current density ranges from  $4A/mm^2$  to  $10A/mm^2$
- (f) If the winding area of the core and bobbin is not enough, reselect the core style, go to (a) and redesign the transformer until the ideal transformer is achieved.

#### **Output capacitor Cout**

Preset the output current ripple  $\Delta I_{OUT},\,C_{OUT}$  is induced by

$$C_{\text{OUT}} = \frac{\sqrt{(\frac{2I_{\text{OUT}}}{\Delta I_{\text{OUT}}})^2 - 1}}{4\pi f_{\text{AC}} R_{\text{LED}}}$$


Where  $I_{OUT}$  is the rated output current;  $\Delta I_{OUT}$  is the demanded current ripple;  $f_{AC}$  is the input AC supply frequency;  $R_{LED}$  is the equivalent series resistor of the LED load.

#### Single fault design


If VSEN pin is shorted to GND pin or floating, valley detection is failed, which is similar to SLP, the system will operate in hiccup mode.




# **DIP8 Package Outline**







Side view B



All dimension in MM and exclude mold flash & metal burr **Notes:** 



#### **IMPORTANT NOTICE**

- Right to make changes. Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
- 2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safetycritical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
- 3. Limited warranty and liability. Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
- 4. Suitability for use. Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
- Terms and conditions of commercial sale. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
- No offer to sell or license. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2018 Silergy Corp.

All Rights Reserved.