

## **General Description**

SY20765 is a 3.6-5.5V input voltage rang, 2A two-cell synchronous Boost Li-Ion battery charger which integrates 1MHz switching frequency and full protection functions. The charge current up to 2A can be programmed by using the external resistor for different portable applications. It also has a programmable charge timeout and input current limit with programmable threshold for safety battery charge operation. SY20765 can disconnect output when there is output short circuit or shutdown happens. It consists of 18V rating FETs with extremely low ON resistance to achieve high charge efficiency and simple peripheral circuit design. SY20765 supports battery cell-balance function to remove voltage difference between two cells.

SY20765 along with small QFN3×3 footprint provides small PCB area application.

## **Ordering Information**



Ordering Number	Package type	Note
SY20765QDC	QFN3×3-16	

### Features

- Low Profile QFN3×3 Package for Portable Applications
- Integrated Synchronous Boost with 18V Rating Low R<sub>DSON</sub> FETs for High Charge Efficiency
- Trickle Current / Constant Current / Constant Voltage Charge Mode
- Programmable Input Voltage Threshold for Adaptive Current Limit.
- Maximum 2A Constant Charge Current
- Programmable Charge Timeout
- Programmable Constant Charge Current
- Selectable Constant Voltage
- ±0.5% Battery Voltage Accuracy
- Cell Balance Control
- Thermal Regulation Protection
- External Shutdown Function
- Input Voltage UVLO and OVP
- Over Temperature Protection
- Output Short Circuit Protection
- Charge Status Indication

### Applications

- Cellular Telephones, PDA, MP3 Players, MP4 Players
- Digital Cameras
- Bluetooth Applications
- PSP Game Players, NDS Game Players
- Notebook

# Typical Applications



Figure1. Schematic Diagram



## **Pinout (top view)**



Top Mark: **fA***xyz*, (Device code: **fA**, *x=year code*, *y=week code*, *z= lot number code*)

Pin Name	Pin Number	Description
CBAL 1		Cell balance connect pin. Connect this pin to middle point of series two cells. Pull down to
		ground can disable cell balance function.
CV 2		Battery CV voltage selection pin. Pull down for 8.4V cell voltage and floating for 8.7V
CV	2	cell voltage. CV pin can't be pulled high to any bias voltage higher than 3.3V.
		Charge time limit pin. Connect this pin with a capacitor to ground. Internal current
TIM	3	source charge the capacitor for TC mode and CC mode's charge time limit. TC charge
		time limit is about 1/10 of CC charge time.
NTC	4	Thermal protection pin. UTP threshold is typical 76% V <sub>SVIN</sub> and OTP threshold is
NIC	4	typical 30.5% V <sub>SVIN</sub> . Pull down to ground can shutdown the IC.
STAT	5	Charge status indication pin. It is open drain output pin and pull high to SVIN thru a
SIAI	5	LED to indicate the charge in process. When the charge is done, LED will be off.
VEEN	6	Voltage sense of SVIN. If the voltage drops to internal 1.195V reference voltage, the
VSEIN	0	SVIN will be clamped to setting value and input current will be limited.
EN	7	Enable control pin. High logic for enable on, and low logic for enable off.
SGND	8	Signal ground pin.
		Charge current program pin, pull down to GND with a Resistor R <sub>ICHG.</sub> The mirror
ICHC	9	current about 1/10000 of the blocking FET current will dump into the external RC
ЮПО		network thru ICHG pin and compared to the internal reference 1V. So $I_{CC}=(1V/$
		$R_{ICHG}$ )×10k, $I_{TC}$ =(1V/ $R_{ICHG}$ )×1k.
PD	10 12	Connect to the drain of internal Blocking FET. Bypass at least 4.7uF ceramic cap to
BD	10, 15	GND.
DCT	11	Boost-strap pin. Supply Rectified FET's gate driver. Decouple this pin to LX with
D31	11	0.1µF ceramic cap.
BAT	12	Battery positive pin.
LX	14	Switch node pin. Connect to external inductor.
PGND	15	Power ground pin.
		Analog power input pin. Connect a MLCC from this pin to ground to decouple high
SVIN	16	harmonic noise. This pin has OVP and UVLO function to make the charger operate
		within safe input voltage area.



### Absolute Maximum Ratings (Note1)

$\boldsymbol{\Theta}$ $\boldsymbol{\gamma}$	
SVIN, BAT, LX, NTC, ICHG ,STAT, BD, EN, VSEN	18V
CBAL	BAT
TIM, CV, BST-LX	4V
LX Pin Current Continuous	5A
Power Dissipation, $P_D @ T_A = 25^{\circ}C$ , QFN3×3	2.6W
Package Thermal Resistance (Note2)	
θ <sub>JA</sub>	38°C/W
θ <sub>IC</sub>	4°C/W
Junction Temperature Range	40°C to 125°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	65°C to 125°C

## Recommended Operating Conditions (Note3)

SVIN	3.6V to 5.5V
BAT, LX, NTC, ICHG, STAT, BD, EN, VSEN	0.3V to 16V
CBAL	0 to BAT
TIM, CV, BST-LX	0.3V to 3.3V
LX Pin Current Continuous	5A
Junction Temperature Range	-40°C to 125°C
Ambient Temperature Range	-40°C to 85°C



## **Electrical Characteristics**

 $T_{A}\!=\!25^{\circ}C, \ V_{SVIN}\!=\!5V, \ GND\!=\!0V, \ C_{SVIN}\!=\!4.7 \mu F, \ L\!=\!0.68 \mu H, \ R_{ICHG}\!=\!10 k\Omega, \ C_{TIM}\!=\!470 nF, \ unless \ otherwise \ specified.$ 

Parameter	Symbol	Conditions	Min	Тур	Max	Unit	
Bias Supply (V <sub>SVIN</sub> )							
Supply Voltage	V <sub>SVIN</sub>		3.6 16		16	V	
V <sub>SVIN</sub> Under Voltage Lockout Threshold	V <sub>UVLO</sub>	$V_{SVIN}$ rising and measured from $V_{SVIN}$ to GND			3.6	V	
V <sub>SVIN</sub> Under Voltage Lockout Hysteresis	$\Delta V_{\rm UVLO}$	Measured from V <sub>SVIN</sub> to GND		100		mV	
Input Over Voltage Protection	V <sub>OVP</sub>	$V_{SVIN}$ rising and measured from $V_{SVIN}$ to GND	5.8			V	
Input Over Voltage Protection Hysteresis	$\Delta V_{OVP}$	Measured from V <sub>SVIN</sub> to GND		0.5		V	
Quiescent Current							
Battery Discharge Current	I <sub>BAT</sub>	Shut down IC, EN=NTC=0			10	μΑ	
Input Quiescent Current	I <sub>IN</sub>	Disable charge, EN=1, NTC=0			1.5	mA	
Oscillator and PWM						-	
Switching Frequency	f <sub>SW</sub>			1000		kHz	
Main N-FET Minimum Off Time	t <sub>MIN_OFF</sub>	With 18V rating		100		ns	
Main N-FET Maximum Off Time	t <sub>MAX_OFF</sub>	With 18V rating	With 18V rating			μs	
Main N-FET Minimum On Time	t <sub>MIN_ON</sub>	With 18V rating		100		ns	
Power MOSFET	-		•				
R <sub>DS(ON)</sub> of Main N-FET	R <sub>NFET_M</sub>			80		mΩ	
R <sub>DS(ON)</sub> of Rectified N-FET	R <sub>NFET_R</sub>			40		mΩ	
R <sub>DS(ON)</sub> of Blocking N-FET	$R_{\rm NFET_B}$			40		mΩ	
Voltage Regulation	1		1				
Battery Charge Voltage	V <sub>BAT REG</sub>	$V_{\rm CV} < 0.4 V$	8.358	8.40	8.442	v	
	_	V <sub>CV</sub> is floating	8.656	8.70	8.743		
Low Level Logic for CV	V <sub>CV_L</sub>				0.4	V	
Recharge Threshold Refer to $V_{BAT\_REG}$	$\Delta V_{RCH}$		100	200	300	mV	
Trickle Current Charge Mode Battery Voltage Threshold	V <sub>TRK</sub>	Rising edge threshold	5.4	5.6	5.8	V	
Charge Current			•			•	
Internal Charge Current Accuracy for Constant Current Mode		I <sub>CC</sub> =1000mA	-10		10	%	
Internal Charge Current Accuracy for Trickle Current Mode		I <sub>TC</sub> =100mA	-50		50	%	
Termination Current	Iterm	I <sub>cc</sub> =1000mA	50	100	150	mA	
Output Voltage OVP	-1680			100	100		
Output Voltage OVP Threshold	V <sub>OVP</sub>		105%	110%	115%	V <sub>BAT REG</sub>	



Input Voltage Threshold for Ada	ptive Current Li	imit				
Voltage Reference of VSEN	V <sub>SEN</sub>		1.17	1.195	1.22	V
Timer						
Trickle Current Charge Timeout	t <sub>TC</sub>	$C_{m} = 330 \text{ nE}$	0.4	0.5	0.65	hour
Constant Current Charge Timeout	tcc	CIIM-550III	3.8	4.5	5.82	hour
Charge Mode Change Delay Time	t <sub>MC</sub>			30		ms
Termination Delay Time	t <sub>TERM</sub>			30		ms
Recharge Time Delay	t <sub>RCHG</sub>			30		ms
Short Circuit Protection	1			1	1	1
Output Short Protection Threshold	V <sub>SHORT</sub>		1.70	2.00	2.30	V
Battery Charger Current When Output Short Protection	I <sub>SC</sub>	V <sub>BAT</sub> <v<sub>SHORT</v<sub>		5%		Icc
Linear Charger Mode						
BD Voltage Regulation	V <sub>BD</sub>	V <sub>SHORT</sub> <v<sub>BAT&lt; V<sub>TRK</sub></v<sub>	5.8	6	6.2	V
Enable ON/OFF Control						
High Level Logic for Enable Control	$V_{EN_{H}}$		1.5			v
Low Level Logic for Enable	V <sub>EN_L</sub>				0.4	V
Battery Thermal Protection NTC						
Under Temperature Protection	VNTC LITP		75%	76%	77%	
	· MIC_OII					-
Under Temperature Protection Hysteresis	$V_{\text{NTC}\_\text{UTP}\_\text{HYS}}$	Falling edge		6%		Vauna
Over Temperature Protection	V <sub>NTC_OTP</sub>		29.5%	30.5%	31.5%	* SVIN
Over Temperature Protection Hysteresis	V <sub>NTC_OTP_HYS</sub>	Rising edge		2%		
Thermal Fold-back and Thermal	Shutdown			•		
Thermal Fold-back Threshold	T <sub>Fold</sub>	Rising edge		120		°C
Thermal Fold-back Threshold Hysteresis	T <sub>Fold_HYS</sub>			20		°C
Thermal Fold-back Ratio				0.25		I <sub>CC</sub>
Thermal Shutdown Temperature	T <sub>SD</sub>	Rising edge		160		°C
Thermal Shutdown Temperature Hysteresis	T <sub>SD_HYS</sub>			30		°C
Cell Balancing Control	-	-				
The Difference Voltage of Two Cell is More than V <sub>CBAL_Start</sub> to Active Cell Balancing	V <sub>CBAL_Start</sub>			60		mV
The Difference Voltage of Two Cell is Less Than V <sub>CBAL_Finish</sub> to inhibit Cell Balancing	V <sub>CBAL_Finish</sub>			0		mV
Cell Balance Current	ICBAL			60		mA



**Note 1**: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2:  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^{\circ}C$  on a low effective four-layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard.

Note 3: The device is not guaranteed to function outside its operating conditions.



## **Typical Performance Characteristics**

(T<sub>A</sub>=25°C, V<sub>IN</sub>=5V, R<sub>ICHG</sub>=10k $\Omega$ , unless otherwise specified.)



Steady Waveform (CC Mode)



Time (2µs/div)



Time (10µs/div)



Steady Waveform (CV Mode)







Time (1s/div)



 $I_{\rm L}$ 

LX

5A/div

5V/div

# SY20765





Time (400ms/div)



Time (2ms/div)





Time (4ms/div)



Time (400ms/div)



Time (1µs/div)

© 2018 Silergy Corp.



### **General Function Description**

SY20765 is a 3.6-5.5V input voltage range, 2A twocell synchronous Boost Li-Ion battery charger which integrates 1MHz switching frequency and full protection functions. The charge current up to 2A can be programmed by using the external resistor for different portable applications and indicates the charger current information simultaneous. It also has a programmable charge timeout for safety battery charge operation and a programmable input voltage threshold for adaptive input current limit. SY20765 can disconnect output when there is output short circuit or shutdown happens. SY20765 supports battery cell-balance function to remove voltage difference between two cells.

#### **Charging Status Indication Description**

- 1. Charge-In-Process Pull and keep STAT pin to Low;
- 2. Charge Done Pull and keep STAT pin to High;
- **3.** Fault Mode Outputs high and low voltage alternatively with 1.3Hz frequency. Connect a LED from SVIN to STAT pin, LED ON means Charge-in-Process, LED OFF means Charge Done, LED Flashing with 1.3Hz means Fault Mode.

#### Switching Mode Boost Charger Basic Operation Description

#### **Switching Mode Control Strategy**

SY20765 is a switching mode Boost charger for the applications with USB power input. The 1MHz fixed frequency is easy for the size minimization of peripheral circuit design.

#### **Operation Principle**

When the battery is present, SY20765 will works on trickle charging, constant current charging and constant voltage charging mode according to the battery voltage.

#### **Basic Protection Principle**

SY20765 has fully battery charging protection. When the input over voltage protection, the output over voltage protection, the thermal protection or the timeout protection happens, the Boost charger will stop switching immediately. When the  $V_{BAT}$  is lower than  $V_{SHORT}$ , the short circuit protection will happen. The main FET is turned off firstly. The block FET will enter linear mode with 1/20 I<sub>CC</sub> charging current. When VBAT returns to be higher than VSHORT, the Boost charger will restart to work at light load and regulate VBD at 6V. The linear charge current will keep 1/10 Icc. When VBAT returns to be higher than VTRK, the Boost switching charger will take over.

#### Adaptive Input Current Limit Principle

SY20765 can protect the input DC source from over load by the special loop control. The high charging current will caused a voltage drop at SVIN when the input DC source is over load. When VSEN drops below the internal 1.195V reference, SY20765 will decrease the duty cycle to reduce the charging current.

#### **Constant Voltage Threshold Program Principle**

SY20765 can program the constant voltage threshold thru the CV pin. When  $V_{CV}$  is floating, the constant voltage threshold is 8.7V; when  $V_{CV}$  is lower than 0.4V, the constant voltage threshold is 8.4V.

#### Cell Balancing Control

The SY20765 implements an internal cell-balance control circuit and two power FETs to remove voltage difference between two cells. If the difference voltage between two cells is more than  $V_{CBAL_Start}$ , the cell balance control circuit will turn on one of the power FET to discharge the higher voltage cell with 60mA balance current.



### **Applications Information**

Because of the high integration of SY20765, the application circuit based on this regulator IC is rather simple. Only input capacitor  $C_{IN}$ , output capacitor  $C_{OUT}$ , inductor L, NTC resistors R1, R2, input voltage threshold resistors  $R_{UP}$ ,  $R_{DOWN}$  and timer capacitor  $C_{TIM}$  need to be selected for the targeted applications specifications.





#### NTC Resistor

SY20765 monitors battery temperature by measuring the input voltage and NTC voltage. The controller will trigger the UTP or OTP when the rate K (K=  $V_{\rm NTC}/V_{\rm SVIN}$ ) reaches the threshold of UTP (K<sub>UT</sub>) or OTP (K<sub>OT</sub>). The temperature sensing network is showed as below.

Choose R1 and R2 to program the proper UTP and OTP points.



The calculation steps are:

- 1. Define Kut, Kut = 75~77%
- 2. Define Kot, Kot = 29.5~31.5%
- 3. Assume the resistance of the battery NTC thermistor is R<sub>UT</sub> at UTP threshold and R<sub>OT</sub> at OTP threshold.
- 4. Calculate R2,  $R2=\frac{K_{OT}(1-K_{UT})R_{UT}-K_{UT}(1-K_{OT})R_{OT}}{K_{UT}-K_{OT}}$

5. Calculate R1  
R1=
$$(1/K_{OT}-1)(R2+R_{OT})$$

If choose the typical values  $K_{\rm UT}$  =76% and Kot=30.5%, then

R2=0.16Ruт-1.16Rот R1=2.3(R2+Rот)

#### Timer Capacitor CTIM

The charger also provides a programmable charge timer. The charge time is programmed by the capacitor connected between the TIM pin and GND. The capacitance is given by the formula:  $C_{TIM}=2\times10^{-11}S\timesT_{CC}$  unit: F

 $T_{CC}\xspace$  is the target constant charge time, unit: s.

#### Input Capacitor CIN

The ripple current through input capacitor is greater than

 $I_{C_{IN}\_RMS} = \frac{V_{IN} \times (V_{OUT} - V_{IN})}{2\sqrt{3} \times L \times F_{SW} \times V_{OUT}}$ 

X5R or X7R ceramic capacitors with greater than  $4.7\mu$ F capacitance are recommended to handle this ripple current.

#### **Output Capacitor Cout**

The output capacitor is selected to handle the output ripple noise requirements. This ripple voltage is related to the capacitance and its equivalent series resistance (ESR). For the best performance, it is recommended to use X5R or a better grade low ESR ceramic capacitor. The voltage rating of the output capacitor should be higher than the maximum output voltage. The minimum required capacitance can be calculated as:

$$C_{OUT} = \frac{I_{CC} \times (V_{OUT} - V_{IN})}{F_{SW} \times V_{OUT} \times V_{RIPPLE}}$$

 $V_{\text{RIPPLE}}$  is the peak to peak output ripple,  $I_{\text{CC}}$  is the setting charge current.

For SY20765, output capacitor is paralleled by  $C_{BD}$  and  $C_{BAT}$ , for smaller output ripple noise, each capacitor with greater than  $10\mu F$  capacitance is recommended.

#### Inductor L

There are several considerations in choosing this inductor.

 Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the average input current. The inductance is calculated as:

$$L = \left(\frac{V_{IN}}{V_{OUT}}\right)^2 \frac{(V_{OUT} - V_{IN})}{I_{CC} \times F_{SW} \times 40\%}$$

Where  $F_{SW}$  is the switching frequency and  $I_{CC}$  is the setting charge current.

The SY20765 is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{SAT,MIN} > \left(\frac{V_{OUT}}{V_{IN}}\right) \times I_{CC} + \left(\frac{V_{IN}}{V_{OUT}}\right)^2 \frac{(V_{OUT} - V_{IN})}{2 \times F_{SW} \times L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<10m $\Omega$  to achieve a good overall efficiency.

#### **Cell-Balance Control With External Circuit**

The SY20765 also supports an external cell-balance control circuit to remove voltage difference between



two cells. For this application, the CBAL pin voltage must higher than 0.7V, otherwise SY20765 will disable cell balance control function.

There are several considerations in choosing  $R_{LIMIT}$ ,  $R_{BASE}$  and  $R_{CBAL}$ .  $R_{LIMIT}$  is limited by the peak cell balance current and cell voltage. The  $R_{LIMIT}$  is calculated as:

 $R_{\text{LIMIT}=}\frac{4.35V}{I_{\text{LIMIT}}}$ 

Choose  $R_{BASE}$  depends on the peak base current and the current gain of the transistor.

A 200 $\Omega$  resistor is recommended for  $R_{BASE}$  and a 100  $\Omega$  resistor for  $R_{CBAL}.$ 



#### Layout Design

The layout design of SY20765 regulator is relatively simple. For the best efficiency and minimum noise problems, we should place the following components close to the IC:  $C_{SVIN}$ , L,  $C_{BD}$ .

- The loop of main MOSFET, rectifier diode, and C<sub>BD</sub> must be as short as possible
- 2) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance.
- 3)  $C_{SVIN}$  must be close to pin SVIN and GND.
- 4) The PCB copper area associated with LX pin must be minimized to avoid the potential noise problem.
- 5) The small signal components R<sub>ICHG</sub>, Rup and Rdown must be placed close to IC and must not be adjacent to the LX net on the PCB layout to avoid the noise problem.



Figure 2. PCB Layout Suggestion







### Notes: All dimension in millimeter and exclude mold flash & metal burr.







### 1. Taping orientation



### 2. Carrier Tape & Reel specification for packages



Package type	Tape width	Pocket	Reel size	Trailer	Leader length	Qty per
	(mm)	pitch(mm)	(Inch)	length(mm)	(mm)	reel
QFN3×3	12	8	13''	400	400	5000

### 3. Others: NA



#### IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. Limited warranty and liability. Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. No offer to sell or license. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2018 Silergy Corp.

All Rights Reserved.