



SILERGY

SY24106L


**High Performance, High Fidelity
Digital Audio-Power Amplifier**

General Description

The SY24106L is a digital audio power amplifier for driving bridge-tied stereo speakers at up to 2×20W maximum output power. One serial data input allows processing of up to two discrete audio channels and seamless integration to most digital audio processors. The SY24106L is an I²S slave device receiving all clocks from external sources.

The SY24106L has the essential audio signal processing functions like dynamic range control, loudness control and parametric equalization.

Ordering Information



Ordering Number	Package type	Note
SY24106LQEC	QFN5×5-32	

Applications


- LCD TV, LED TV or Monitor
- Digital Speaker, Bluetooth Speaker
- Sound Bar

Features


- 2×10W into 8Ω Loads from a 13.2V Supply
- 2×15W into 8Ω Loads from a 16V Supply
- 2.0 BTL Mode or PBTL Mode Support
- 4.5V to 16.5V PVDD Range
- 32kHz to 96kHz Sample Rate Support (LJ/RJ/I²S)
- I²C Address Selection Pin
- Independent Channel Volume Controls with 48dB to Mute
- SDATA Generator (I²S Output)
- Two DC Blocking Filters
- 14 PEQs or 10 PEQs + 4 SPEQs Each Channel for Speaker Protection and Speaker Compensation
- 3 Bands Dynamic Range Control Plus a Post Dynamic Range Control
- Loudness Control
- Power Level Meter
- 3-wire I²S Digital Audio Interface without MCLK
- Thermal, Over Current, Short Circuit Protection and EQ/DRC Coefficients Checksum
- Support Automatic Audio Sample Rate Detection
- SY24106LQEC Surface Mount, QFN 32Pin, 5mm×5mm

Typical Application

BTL




(a) Stereo Class-D Amplifier with BTL Output



(b) Mono Class-D Amplifier with PBTL Output

Figure1. Typical Application Circuit

Pinout (top view)



(QFN5×5-32)

Top mark: **BRC xyz** (Device code: **BRC**, *x=year code*, *y=week code*, *z=lot number code*)

Name	No.	Type ⁽¹⁾	Termination ⁽²⁾	Description
VOUT_A	27	O		Half-bridge A output.
VOUT_B	25	O		Half-bridge B output.
VOUT_C	16	O		Half-bridge C output.
VOUT_D	14	O		Half-bridge D output.
PVDD_AB	26	P		Power supply for half-bridge A and B.
PVDD_CD	15	P		Power supply for half-bridge C and D.
VBS_A	29	P		High side supply offset voltage for half-bridge A.
VBS_B	23	P		High side supply offset voltage for half-bridge B.
VBS_C	18	P		High side supply offset voltage for half-bridge C.
VBS_D	12	P		High side supply offset voltage for half-bridge D.
GDREG	19	P		Gate driver internal regulator output. This pin must not be used for driving the external devices.
GND_IO	4	P		Analog 3.3V power supply ground.
NC	20, 22			Not connected.
VDD_IO	1	P		Power supply for digital interface I/O, 3.3V.
ADDR_SEL	31	DI	Pull down	I ² C address selection pin.
V1P2D	5	P		Internal regulated 1.2V digital power supply for digital core. This pin must not be used for powering the external devices.
VDD_PLL	2	P		Internal regulated 1.2V digital power supply for PLL. This pin must not be used for powering the external devices.
FAULT_B	10	DI	Pull up	This pin low means turning off the PWM signal path.
LRCLK	7	DI	Pull down	Serial audio data left or right clock input.
SCLK	32	DI	Pull down	Serial audio data bit clock input.

SDIN	6	DI	Pull down	Serial audio data input.
SDA	8	DIO	Pull up	I ² C serial control data input or output.
SCL	9	DI	Pull up	I ² C serial clock input.
MONITOR_0	11	DO		Monitoring the signal out from the processor block / I ² S output.
RST_B	30	DI	Pull-up	Logic low to this pin to reset the system. When reset pulls low, DAP will restore to its default conditions, and place the PWM in the hard mute state.
TEST	3	DI	Pull down	Test pin.
AGND	21	P		Power stage analog ground.
PGND_A	28	P		Power ground for half-bridge A.
PGND_B	24	P		Power ground for half-bridge B.
PGND_C	17	P		Power ground for half-bridge C.
PGND_D	13	P		Power ground for half-bridge D.

Note: (1) Type: A =analog; D =digital; P =power/ground/decoupling; I =input; O =output; IO=inout
 (2) All pull-ups and pull-downs are weak.

Function Block




Figure2. Function Block

Absolute Maximum Ratings (Note 1)

VDD_IO, Power Supply for Digital Interface I/O	-----	-0.3V to 3.6V
PVDD, Half-bridge Supply Voltage (Note 2)	-----	-0.3V to 18V
Digital Input	-----	-0.5V to (VDD_IO+0.5)V
VOUT_x	-----	18V
GDREG	-----	-0.5V to 4V
VBS_x to VOUT_x	-----	-0.5V to 4V
Junction Temperature Range	-----	0°C to 150°C
Storage Temperature Range	-----	-40°C to 125°C

Recommended Operating Conditions

VDD_IO, Power Supply for Digital Interface I/O	-----	3.3V
PVDD, Half-bridge Supply Voltage	-----	4.5V to 16.5V
V _{IH} , High-level Input Voltage	-----	≥2V
V _{IL} , Low-level Input Voltage	-----	≤0.8V
R _{L(BTL)} , Load Impedance(BTL)	-----	8Ω
R _{L(PBTL)} , Load Impedance(PBTL)	-----	4Ω
Operating Ambient Temperature Range	-----	0°C to 85°C
Operating Junction Temperature Range	-----	0°C to 125°C

PWM Operation at Recommended Operating Conditions

Parameter	Test Conditions	Value	Unit
Output Sample Rate	44.1kHz data rate	352.8	kHz
	32/48/96kHz data rate	384	

PLL Input Parameters and External Filter Components

Parameter	Test Conditions	Min	Typ	Max	Unit
F _{SCLK} SCLK Frequency		1.024		6.144	MHz
SCLK Duty Cycle		40	50	60	%
t _{r(sclk)} SCLK Rise Time				5	ns
t _{f(sclk)} SCLK Fall Time				5	ns

Electrical Characteristics

DC Characteristics

(T_A=25°C, PVDD_x=12V, VDD_{IO}=3.3V, R_L=8 Ω, BTL Ternary Mode, f_S=48 kHz)

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
PVDD	Half-bridge Supply Voltage		4.5		16.5	V
VDD _{IO}	Power Supply for Digital Interface I/O		2.7		3.6	V
GDREG	Gate Drive Supply		3.2		3.4	V
V _{IH}	High Level Input Voltage	TEST, SDIN, LRCLK, SDA, SCL, FAULT_B, RST_B, ADDR_SEL, SCLK	2			V
V _{IL}	Low Level Input Voltage	TEST, SDIN, LRCLK, SDA, SCL, FAULT_B, RST_B, ADDR_SEL, SCLK			0.8	V
I _{IL}	Low Level Input Current	TEST, SDIN, LRCLK, SDA, SCL, FAULT_B, RST_B, ADDR_SEL, SCLK			75	μA
I _{IH}	High Level Input Current	TEST, SDIN, LRCLK, SDA, SCL, FAULT_B, RST_B, ADDR_SEL, SCLK			75	μA
I _{DD}	3.3V Supply Current	No Input No Load		9.3		mA
		Reset(RST_B = low, FAULT_B = high)		0.7		
I _{PVDD}	No Load, Half-bridge Supply Current (Without Snubber)	Normal		26.5		mA
		Reset(RST_B = low, FAULT_B = high)		1		
Power MOSFET						
R _{DS(on)}	High Side Drain-to-source Resistance	T _j =25°C, includes metallization resistance		150		mΩ
	Low Side Drain-to-source Resistance			150		mΩ
I/O Protection						
V _{UVP}	PVDD Falling		3	3.6		V
	PVDD Rising			4.0	4.45	
OVTP(Note 3)	Over Temperature Protection			150		°C
OVTP _{HYST} (Note 3)	Over Temperature Protection Hysteresis			30		°C
I _{ovc}	Over Current Protection			5		A

AC Characteristics (Note 3)

($T_A=25^{\circ}\text{C}$, BTL ternary mode, $f_S=48\text{ kHz}$, $C_{VBS}=22\text{nF}$, audio frequency=1 kHz, AES17 filter, snubber=5.6 Ω +560pF, unless otherwise specified.)


Symbol	Parameter	Conditions	Min	Typ	Max	Unit
P_o	Output Power	BTL Mode, PVDD=8V, $R_L=8\Omega$, 1%THD+N		3.3		W
		BTL Mode, PVDD=8V, $R_L=8\Omega$, 10%THD+N		4.1		
		BTL Mode, PVDD=12V, $R_L=8\Omega$, 1%THD+N		7.5		
		BTL Mode, PVDD=12V, $R_L=8\Omega$, 10%THD+N		9.2		
		BTL Mode, PVDD=16V, $R_L=8\Omega$, 1%THD+N		13.1		
		BTL Mode, PVDD=16V, $R_L=8\Omega$, 10%THD+N		16.2		
		PBTL Mode, PVDD=12V, $R_L=4\Omega$, 1%THD+N		14.9		
		PBTL Mode, PVDD=12V, $R_L=4\Omega$, 10%THD+N		18.4		
THD+N	Total Harmonic Distortion	PVDD=8V, $R_L=8\Omega$, $P_o=1\text{W}$		0.042		%
		PVDD=12V, $R_L=8\Omega$, $P_o=1\text{W}$		0.048		
		PVDD=16V, $R_L=8\Omega$, $P_o=1\text{W}$		0.036		
V_n	Output Integrated Noise(rms)	PVDD=8V, $R_L=8\Omega$, A-weighted		40.3		μV
		PVDD=12V, $R_L=8\Omega$, A-weighted		73.0		
		PVDD=16V, $R_L=8\Omega$, A-weighted		96.3		
	Crosstalk	PVDD=16V, $R_L=8\Omega$, $P_o=1\text{ W}$, $f = 1\text{kHz}$,		87.9		dB
SNR	Signal to Noise Ratio	PVDD=8V, A weighted, $f = 1\text{kHz}$, maximum power at THD+N <1%		102.2		dB
		PVDD=12V, A weighted, $f = 1\text{kHz}$, maximum power at THD+N <1%		100.4		
		PVDD=16V, A weighted, $f = 1\text{kHz}$, maximum power at THD+N <1%		100.6		

Note 1: Stresses beyond the above “Absolute Maximum Ratings” may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.


Note 2: DC voltage rating could be derated a little according to the possible switching spike on switching node if the snubber is not appropriate enough.

Note 3: Typical value tested on the demonstration board is guaranteed by design.


QFN5×5-32 Package Outline & PCB Layout





Top View



PCB Layout (Recommended)



Side View




Detail A
Pin1 identifier: two options

Bottom View


Notes: All dimension in millimeter and exclude mold flash & metal burr.

Taping & Reel Specification

1. Taping orientation QFN5×5



2. Carrier Tape & Reel specification for packages



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
QFN5×5	12	8	13"	400	400	5000

3. Others: NA

Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
Sept.10, 2022	Revision 1.0	Production Release
Sept.10, 2021	Revision 0.9C	<ol style="list-style-type: none"> 1. Update the max value of “Enable the I²C Duration Time” from 12.0 to 0.1ms 2. Update the min value of “SCLK Frequency” from 2.048 to 1.024MHz
Mar.11, 2021	Revision 0.9B	<ol style="list-style-type: none"> 1. Delete single filter in Feature 2. Delete the description of BD or Ternary mode support 3. Delete the Block in the description of DRC
Mar.20, 2020	Revision 0.9A	Update the Feature from “I ² C Serial Control Interface Operational without MCLK” to “3-wire I ² S Digital Audio Interface without MCLK”
Sept. 13, 2018	Revision 0.9	Initial Release



IMPORTANT NOTICE

- 1. Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
- 2. Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
- 3. Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
- 4. Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
- 5. Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
- 6. No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2021 Silergy Corp.

All Rights Reserved.