

Ultra-Low Capacitance TVS Protection

General Description

The SY205209ABC is a quad, low capacitance transient voltage suppressor (TVS) designed to provide electrostatic discharge (ESD) protection for high-speed data interfaces. With typical capacitance of 1.2pF, the SY205209ABC is designed to protect against overvoltage and over-current transient events. It complies with IEC 61000-4-2 (ESD) (±30kV air, ±30kV contact discharge), IEC 61000-4-5 (surge) (7.5A, 8/20µs).

The low capacitance, small size and high ESD robustness makes SY205209ABC ideal for high-speed lines used in high-frequency interface applications (e.g., VGA & DVI). The low clamping voltage of the SY205209ABC guarantees minimum stress on the protected IC.

Each SY205209ABC device can protect four high-speed data lines. The SY205209ABC is available in a compact SOT23-6 package.

Features

- Transient Protection for High-Speed Data Lines
 - IEC 61000-4-2 (ESD) ±30kv (Air) ±30kv (Contact)
 - IEC 61000-4-5 (Surge) 7.5A (8/20µs)
- · Protects Four Data Lines
- Low Capacitance: 1.2pF Typical (I/O-GND)
- Low Leakage Current: 0.01mA @ V_{RWM} (Typical)
- Low Clamping Voltage
- Back-Drive Protection for Power-Down Mode


Applications

- · Desktops, Servers, and Notebooks
- USB 2.0 Power and Data Line Protection
- Display Ports
- Video Graphics Cards
- Digital Visual Interfaces (DVI)

Mechanical Characteristics

- SOT23-6 Package
- Marking: Device Code, Date Code
- · Packaging: Tape and Reel

Circuit Diagram







Ordering Information

| Part Number | Package Type | Top Mark |
|-------------|---|----------|
| SY205209ABC | SOT23-6 RoHS Compliant and Halogen Free | bGYWA |

Pinout (Top View)



Marking Codes



Note 1: "bG" is device code, fixed.

Note 2: "YWA" is date code.

| Absolute Maximum Rating | | | | | |
|--|------------------|-----|------|------|--|
| Parameter | Symbol | Min | Max | Unit | |
| Maximum Peak Pulse Current (8/20µs) (VCC&I/O pins) | IPP | | 7.5 | Α | |
| Maximum Peak Pulse Power (8/20µs) (VCC&I/O pins) | P _{PK} | | 100 | W | |
| ESD per IEC 61000-4-2 (Air) ESD per IEC 61000-4-2 (Contact) | V _{ESD} | -30 | 30 | kV | |
| Operating Temperature | Торт | -40 | +125 | °C | |
| Storage Temperature | T _{STG} | -55 | +150 | °C | |

| Electrical Characteristics T _A = 25°C | | | | | | |
|--|------------------------|---|-----|------|------|------|
| Parameter | Symbol | Test Condition | Min | Тур | Max | Unit |
| Nominal Reverse Working Voltage | V _{RWM} | | | | 5.0 | V |
| Reverse Leakage Current @ V _{RWM} | I _R | V _{RWM} = 5V, T _A = 25°C From Pin1/3/4/5/6 to Pin2 | · | | 0.1 | μA |
| Reverse Breakdown Voltage @ I _T | V_{BR} | $I_T = 1mA$ From Pin1/3/4/5/6 to Pin2 | 6.0 | 8.0 | 10.0 | V |
| Forward Voltage @ I _F | VF | I _F = 1mA From Pin2 to Pin1/3/4/5/6 | 0.4 | 0.7 | 1.2 | V |
| Clamping Voltage @ I _{PP} | Vc (1) | $I_{PP} = 7.5A$, $t_p = 8/20 \mu s$ From Pin1/3/4/5/6 to Pin2 | | 11 | 13 | V |
| Clamping Voltage @ IPP | Vc (1) | $I_{PP} = 16A, t_p = 10/100ns$ From Pin1/3/4/5/6 to Pin2 | | 12 | | V |
| Dynamic Resistance | R _{DYN} (1,2) | $t_p = 10/100 \text{ns}$ From Pin1/3/4/5/6 to Pin2 | | 0.25 | | Ω |
| Parasitic Capacitance | C _{ESD} (1) | V _R = 2.5V, f = 1MHz From Pin1/3/4/5/6 to Pin2 | | 1.20 | 1.50 | pF |
| Parasitic Capacitance | C _{ESD} (1) | V _R = 2.5V, f = 1MHz Between I/O and I/O | | 0.60 | 0.75 | pF |

Note 1: The device is not guaranteed to function outside its operating conditions.

Note 2: R_{DYN} calculated based on I_{PP} =8A to I_{PP} =16A, t_p = 10/100ns.







Figure 1. Uni-Directional TVS




Typical Characteristics


TLP Testing of I/O to GND




Capacitance vs. Voltage of I/O to GND




Pulse Waveform




Clamping Voltage vs. Peak Pulse Current (8/20µs)



ESD Clamping of I/O to GND (+8kV Contact per IEC 61000-4-2)



ESD Clamping of I/O to GND (-8kV Contact per IEC 61000-4-2)





Application Information Universal Serial Bus (USB) ESD Protection




Figure 2. Typical ESD Protection for USB 2.0

Pin1 of SY205209ABC is connected to the D+ of one USB port, and Pin3 is connected to the D- of the same port. Similarly, Pin6 is connected to the D+ of the second USB port, and Pin4 is connected to the D-. To ensure power line protection, connect Pin5 directly to V_{BUS}.

SY205209ABC is designed to offer ESD protection solutions for various interface applications. By connecting the I/O to the data lines and attaching Pin2 to the ground, any positive transient line-to-ground ESD event can be discharged via the forward steering diode and Zener diode. Additionally, negative line-to-ground transients can be directly discharged to ground through the steering diode. Line-to-line discharges are managed through the Zener diode in combination with two forwarded steering diodes.

Back-Drive Protection

Back-drive protection protects against reverse current flowing from a high potential voltage node toward a lower potential voltage node through the interface cable.

For example, consider a VGA source connected to a VGA monitor via a VGA interface. If the VGA source is switched off and the VGA monitor is left on, there is a possibility of reverse current flow back into the main power supply rail of the VGA source. Typically, the power supply of the VGA source has some form of associated bulk supply capacitance, and it is possible over time to charge that bulk supply capacitance to some intermediate level. If that level rises above the voltage level of some of the integrated circuits, the VGA source may not reset properly when the VGA source is turned on. To avoid this situation, the SY205209ABC with the integrated back-drive protection diode was designed to block back-drive current for power-down mode.




Figure 3. TVS Array with Back-drive Protection



PCB Layout Guidelines

SY205209ABC is able to provide ESD protection for four data lines simultaneously. The pin connections are shown in Figure 4.

Four parallel data lines, from driver IC to the I/O port connector, can connect to the SY205209ABC four I/O pins directly. Pin 2 of SY205209ABC is the negative reference pin, which should connect to the GND. The connection wires should be as short as possible to minimize the parasitic inductance.




Figure 4. SY205209ABC Pin Connection in PCB

PCB Layout Guidelines

For optimum ESD protection and circuit performance, the following PCB layout guidelines are recommended:

- Place SY205209ABC as close to the connector port as possible.
- The distance between the SY205209ABC ground pin and the GND reference path should be as short as possible.
- Use a large via to connect the SY205209ABC VCC and GND pins to the PCB VCC and GND, respectively.
- Avoid running critical signals near board edges.






Figure 5. SY205209ABC Layout Guideline





SOT23-6 Package Outline





Side View





Side View


Recommended PCB Layout (Reference only)

Note: All dimensions are in millimeters and exclude mold flash and metal burr.




Tape and Reel Specification

SOT23-6 Taping Orientation



Carrier Tape & Reel Specification for Packages



| Package Types | Tape Width (mm) | Pocket Pitch (mm) | Reel Size (Inch) | Qty per Reel (pcs) |
|---------------|-----------------|-------------------|---------------------|-----------------------|
| SOT23-6 | 8 | 4 | 7" | 3000 |





Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

| Revision Number | Revision Date | Description | Pages changed |
|-----------------|---------------|--------------------|---------------|
| 0.9 | 03/02/2018 | Initial Release | |
| 1.0 | 03/02/2019 | Production Release | |





IMPORTANT NOTICE

- 1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
- 2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
- 3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
- 4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
- 5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
- 6. **No offer to sell or license**. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2023 Silergy Corp.

All Rights Reserved.