

SY20817A

2.5V to 16V Protection Switch with Blocking FET Control

# **General Description**

The eFuse SY20817A is a highly integrated circuit protection and power management solution in a compact package. The device uses few external components and provides multiple protection modes. It is a robust defense against overload, short circuit, and excessive inrush current conditions.

Extremely low power path resistance  $R_{DS(ON)}$  helps to reduce power loss during normal operation. An open drain indicator pin is provided to show the operation status of the device. The device integrates overtemperature protection and autorecovery with hysteresis to protect against overcurrent events.

The current limit level can be easily configured using a single external resistor. For applications with specific voltage ramp requirements, the SST pin can be set with a single capacitor to ensure the desired output ramp rate. Additionally, to prevent current flow from the load to the source during shutdown, an external NFET can be connected in back-to-back (B2B) configuration with the SY20817A output and controlled by the BFET pin.

The SY20817A is available in a compact QFN 2mm×2mm-12pin package.

### **Features**

- Input Voltage Range: 2.5V to 16V
- Extremely Low Power Path Resistance RDS(ON)
- R<sub>DS(ON)</sub>=30mΩ (Typical)
- 1A to 5A Programmable Current Limit
- Open Drain Indicator Pin for Operation Status
- ±10% ILIMIT Accuracy at 3A
- Programmable OUT Slew Rate
- Auto output discharge during shutdown
- Built-in Thermal Shutdown
- Compact Package: QFN2x2-12

## **Applications**

- Power Banks
- LCD Panels
- HDD and SSD Drives
- Set Top Boxes
- Servers / AUX Supplies
- Fan Controls
- PCI/PCIe Cards
- Adapter Powered Devices

# **Typical Application Circuit**




Figure 1. Schematic Diagram



# **Ordering Information**


#### 

	Temperature Code
	Package Code
L	OptionalSpec Code

Ordering Number	Package Type	Top Mark
SY20817ATLC	QFN2×2-12	Ye <i>xyz</i>


Device code: Ye x=year code, y=week code, z= lot number code

# **Pinout (Top View)**



Pin Name	Pin Number	Pin Description
FLG	1	Open drain indicator pin. The pin will be pulled down when overcurrent, short circuit or thermal shutdown occurs. High impedance otherwise.
GND	3	Ground pin.
IN	5,6,7	Input voltage and supply voltage; connect a 0.1 $\mu$ F or greater ceramic capacitor from IN to GND as close to the device as possible.
OUT	8,9,10	Power-switch output.
BFET	11	Connect this pin to the gate of an external blocking NFET. This pin can be left floating if it is not used.
EN	2	Pull high to enable. Do not leave it floating.
SST	12	Connect a capacitor from this pin to GND to control the ramp rate of the voltage at OUT pin during device turn-on.
ILMT	4	A resistor from this pin to GND will set the overcurrent limit.

# **Block Diagram**





# Absolute Maximum Ratings (Note 1)

IN, EN, FLG	0.3V to 18V
OUT	
BFET	0.3V to 26V
ILMT, SST	0.3V to 3.6V
FLG Continuous Output Sink Current	25mA
BFET Continuous Output Sink Current	
Power Dissipation, $P_D @ T_A = 25^{\circ}C$	
Package Thermal Resistance (Note 2)	
heta JA	46ºC/W
$\theta_{\text{JC}}$	18°C/W
Junction Temperature Range	
Lead Temperature (Soldering, 10 sec.)	
Storage Temperature Range	65°C to 150°C

# **Recommended Operating Conditions** (Note 3)

IN	2.5V to 16V
BFET	0V to IN+6V
EN	0V to 16V
SST, ILMT	0V to 3V
OUT Continuous Output Current	
FLG Continuous Output Sink Current	
Junction Temperature Range	
Ambient Temperature Range	40°C to 85°C



## **Electrical Characteristics**

 $(-40 \le T_J \le 125^{\circ}C, V_{IN} = 12 \text{ V}, V_{EN} = 2 \text{ V}, R_{ILMT} = 1.1 \text{k}\Omega, C_{SST} = OPEN, R_{FLG} = 10 \text{k}\Omega$ . Typical values are at 25°C. All voltages are with respect to GND, unless otherwise specified.)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Voltage Range	VIN		2.5		16	V
IN Rising UVLO Threshold Voltage	Vuvlo				2.45	V
Hysteresis	VUVLO-HYS			100		mV
Shutdown Current	ISHDN	EN=0V		2		μA
Bias Current	la	EN=2V		62		μA
ON Resistance	Proven	$T_J = 25^{\circ}C$	24	30	36	mΩ
ON Resistance	R <sub>DS(ON)</sub>	$T_J = 125^{\circ}C$		45	52	mΩ
		R <sub>ILMT</sub> = 5.5kΩ	0.80	1.00	1.20	Α
		R <sub>ILMT</sub> = 3.65kΩ	1.30	1.50	1.70	А
OUT Overload Current limit	loc	R <sub>ILMT</sub> = 2.75kΩ	1.80	2.00	2.20	Α
		R <sub>ILMT</sub> = 1.85kΩ	2.70	3.00	3.30	Α
		R <sub>ILMT</sub> = 1.1kΩ	4.50	5.00	5.50	Α
Soft-Start Time Range	tss⊤	Note 4	0.5		60	ms
Soft-Start Time Accuracy			-30%		30%	tss⊤
Turn-On Delay Time	t <sub>d(ON)</sub>	EN $\rightarrow$ H to I <sub>VIN</sub> = 100 mA, 1A resistive load at OUT		200		μs
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$EN \rightarrow L$ to 0.9×OUT		100		μs
Output Discharge Resistor	RDIS	VIN=5V, EN=0, VOUT=0.1V		100		Ω
BFET Charging Current	IBFET	VBFET = VOUT		2		μA
BFET Clamp Voltage	VBFET-MAX	VBFET - VIN		6.0		V
BFET Discharging Resistance to GND	RBFET-DIS	$V_{EN} = 0 V$ , $I_{BFET} = 10 mA$	15	26	36	Ω
		$EN \rightarrow H$ to $V_{BFET} = 12V$ , $C_{BFET} = 1nF$		6.0		ms
BFET Turn-On Duration	<b>t</b> BFET-ON	$EN \rightarrow H$ to $V_{BFET} = 12V$ , $C_{BFET} = 10nF$		60		ms
		$ \begin{array}{l} EN \rightarrow L \text{ to } V_{BFET} = 1V, \\ C_{BFET} = 1nF \end{array} $		7.5		μs
BFET Turn-Off Duration	tbfet-off	$EN \rightarrow L$ to $V_{BFET} = 1V$ , $C_{BFET} = 10nF$		8.5		μs
EN Pin Logic-High Voltage	Venh		1			V
EN Pin Logic-Low Voltage	Venl				0.4	V
FLG Output Low Voltage	VFLGL	I <sub>FLG</sub> = 1mA			200	mV
Over Current FLG Deglitch	t <sub>FLG</sub>			2.6		ms
Thermal Shutdown Threshold	Tsp			150		°C
Thermal Shutdown Hysteresis	THYS			20		°C

**Note 1**: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Note 2**:  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^{\circ}C$  on a Silergy's test board.



Note 3: The device is not guaranteed to function outside its operating conditions.

#### Note 4. Recommended Current Soft-start Time Programming Table:

SST cap (nF)	None	10	47	100
SR (V/ms)	6.67	1.74	0.37	0.17

Recommended formulas for C<sub>SS</sub> and soft-start slew rate calculations:

$$SR_{OUT} = \frac{17\mu}{C_{SST}(nF)} (V/ms)$$

 $t_{\rm SST} = 0.8 \times \frac{\rm VIN}{\rm SR_{\rm OUT}} \, (\rm ms)$ 

(For a 12V application, using a 100nF SST capacitor will result in an OUT rise time of 56ms.)

#### Note 5. Recommended Current Limit Program Table:

Current Limit Resistance (kΩ)	5.5	2.75	2.2	1.85	1.55	1.4	1.2	1.1
Current Limit (A)	1.0	2.0	2.5	3.0	3.5	4.0	4.5	5.0


Recommended formula for RLIM & current limit calculation:

$$R_{_{ILMT}}=\frac{5.5K}{I_{_{LIM}}}(\Omega)$$





# **Timing Diagram**






14 16

> 5 5.5

# **Typical Performance Characteristics**



DS\_SY20817A Rev. 1.0 © 2022 Silergy Corp.

Temperature(°C)


Silergy Corp. Confidential- Prepared for Customer Use Only

85

60

Temperature(°C)






DS\_SY20817A Rev. 1.0 © 2022 Silergy Corp.

All Rights Reserved.







#### Startup from VIN



#### **OCP** Response




Time (800µs/div)



Time (1ms/div)







Time (4ms/div)

#### **OCP** Recovery

(V\_IN=12V, C\_IN=C\_{OUT}=10 \mu F, I\_{LMT}=2.5 \text{A}, 4\Omega Load to Null load)



Time (800µs/div)




Time (4ms/div)


DS\_SY20817A Rev. 1.0 © 2022 Silergy Corp.



#### BFET Turn On



Time (4ms/div)



Time (20µs/div)



# SILERGY

# Application Information

#### Soft Start Time Programming:

Connect a capacitor from this pin to GND to control the slew rate of the output voltage at power-on. This pin can be left floating to obtain a predetermined slew rate (minimum  $t_{SST}$ ) on the output.

SST cap (nF)	None	10	47	100
SR (V/ms)	6.67	1.74	0.37	0.17
t <sub>SST</sub> /V <sub>IN</sub> =12V(ms)	1.4	5.5	26	56

The  $C_{SST}$  and soft-start slew rate can be calculated using the following equations:

$$SR_{OUT} = \frac{17\mu}{C_{SST} (nF)} (V/ms)$$
$$t_{SST} = 0.8 \times \frac{V_{IN}}{SR_{OUT}} (ms)$$

#### **BFET Control:**

The SY20817A features a BFET pin designed to disconnect the input supply from the rest of the system in the event of a power failure at VIN. The BFET pin operation is controlled by either an input UVLO event or EN (see Table 1).

When EN is held low or the input voltage is below the UVLO threshold, the internal MOSFET is turned off, and the BFET pin is discharged, effectively blocking current flow from VOUT to VIN. The BFET is capable of sourcing a charging current of 2  $\mu$ A (typical) and sinking (discharging) current from the gate of the external FET via a 26 $\Omega$  internal discharge resistor, ensuring a fast turn-off. The BFET clamp voltage is 6V (typical), so it is recommended to choose a low gate voltage N-FET with low R<sub>DS(ON)</sub>. If the application does not require the reverse current blocking function, the BFET pin can be left floating.

Table 1. BFET

$EN > V_{EN}H$	Vin>Vuvlo	BFET MODE
Н	Н	Charge
Х	L	Discharge
L	Х	Discharge

#### **Overcurrent Protection:**

The device continuously monitors the load current, ensuring it remains within the programmed limit set by  $R_{ILMT}$ . Following the startup sequence and during regular operation, the current limit is configured to the IOC (overcurrent limit). For optimal stability of the internal regulation loop, it is recommended to use a 1% resistor within the range of 1.1k to 5.5k for  $R_{ILMT}$ .

The  $R_{ILIM}$  and current limit can be calculated using the following formula:

$$I_{\rm OC} = \frac{5.5 \rm K}{\rm R_{\rm ILMT}} (\rm A)$$

When an overcurrent condition (loc<lLOAD<1.6xloc) occurs, the device maintains a constant output current and reduces the output voltage accordingly. Thermal shutdown protection occurs if the fault is present long enough to activate thermal shutdown. The device will remain off until the junction temperature drops by approximately 20°C, then it will restart. The device will continue to cycle on/off until the overcurrent condition is removed.

When a short condition  $(I_{LOAD}>1.6 \times I_{OC})$  is detected, the power path will be turned off immediately. It will then try to restart again with the current limit.

#### FLG Response:

The FLG open-drain output is activated (active low) when overtemperature, current limit, or short circuit conditions are detected. During normal operation, the pin is pulled high by an external pull-up resistor. The FLG output stays active until the fault condition is resolved.

The SY20817A is designed to prevent false FLG reporting by incorporating internal deglitch circuits specifically designed for current limit conditions, eliminating the need for additional external circuitry. This ensures that FLG is not accidentally activated during routine operations, such as starting into a heavy capacitive load. Note that overtemperature conditions are not deglitched, causing an immediate activation of the FLG signal.

#### **Supply Filter Capacitor:**

A  $1\mu$ F or larger input ceramic capacitor is strongly recommended to be placed close to the device. Without an input capacitor, an output short can cause ringing on the input, which could destroy the internal circuitry when the input transient exceeds the absolute maximum supply voltage, even for a short duration.

#### **Output Filter Capacitor:**

A  $1\mu$ F output ceramic capacitor is recommended to be placed close to the device and output connector to reduce voltage drop during load transient. Higher output capacitor values can further reduce the drop during highcurrent applications.

In a short circuit scenario, the output could be exposed to a negative voltage caused by the parasitic wiring inductance. It is strongly recommended to connect a



Schottky diode in parallel. This diode will absorb large negative voltage spikes to keep the output voltage within the range of the absolute voltage rating.

#### **Output discharge**

The SY20817A integrates an  $100\Omega$  pull-down resistor for quick output discharge. The resistor is activated when the switch is turned off.

#### PCB Layout Guide:

For best performance of the SY20817A, the following

guidelines must be followed:

- 1. Keep all VBUS traces as short and wide as possible and use at least 2-ounce copper for all VBUS traces.
- 2. Place the output capacitor as close to the connector as possible to lower the impedance and inductance between the port and the capacitor and improve transient performance.
- 3. Place the input and output capacitors close to the device and connect them to the ground plane to reduce noise coupling.





Figure 3. PCB Layout Suggestion






# **BOM List**

Reference Designator	Description	Part Number	Manufacturer
C1,C2	10µF/25V, 1206, X5R	C3216X5R1E106KT000N	TDK
C <sub>3</sub>	10nF/50V, 0603, X5R	C1608X5R1H103KT000N	TDK
R1	1MΩ, 0603	RC0603FR-071ML	YAGEO
R <sub>2</sub>	1.1kΩ, 0603	RC0603FR-071K1L	YAGEO
R <sub>3</sub>	100kΩ, 0603	RC0603FR-07100KL	YAGEO
D1	40V, 3A Schottky Diode	SS34	
Q1	Null, Short D-S		








Note: All dimensions are in millimeters and exclude mold flash and metal burr.




# **Taping & Reel Specification**

## QFN2×2 Taping Orientation



## **Carrier Tape & Reel Specification for Packages**



Package type	Tape width (mm)	Pocket pitch (mm)	Reel size (Inch)	Trailer length (mm)	Leader length (mm)	Qty per reel
QFN2×2	8	4	7"	400	160	3000



# **Revision History**

The revision history provided is for informational purposes only and is believed to be accurate, however, not warrantied. Please make sure that you have the latest revision.

Date	Revision	Change
Dec.12, 2023	Revision 1.0	Language improvements for clarity.
Apr.29, 2022	Revision 0.9A	Update the waveforms of OCP Response (Page 9)
Jun. 08, 2018	Revision 0.9	Initial Release



#### **IMPORTANT NOTICE**

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. Limited warranty and liability. Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. No offer to sell or license. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2022 Silergy Corp.

All Rights Reserved.