

SY22686B Flyback Regulator For LED Lighting

## **General Description**

The SY22686B is a Flyback regulator targeting at LED lighting applications.

It integrates a 600V MOSFET to decrease physical volume. It is a primary side controller without applying any secondary feedback circuit for low cost, and drives the Flyback converter in the quasi-resonant mode to achieve higher efficiency. Proprietary self-bias technique saves the bias supply and reduces the startup time.

It integrates open/short LED protection and eliminates the need for opto-coupler or auxiliary winding, thus minimizing the component count and board size.

## **Ordering Information**



Ordering Number	Package type	Note
SY22686BAAC	SOT23-5	

### Features

- Integrated 600V MOSFET
- Quasi-Resonant (QR) mode to achieve low switching losses
- Primary side control to eliminate the opto-coupler
- Fast Startup (<300ms)
- No auxiliary winding for feedback
- Reliable short LED and open LED protection
- RoHS Compliant and Halogen Free
- Compact package: SOT23-5

## Applications

• LED lighting

Recommended operating output power			
Products 90~132Vac 176~264Vac			
SY22686B	4.5W	7W	

## **Typical Applications**





### Pinout (top view)



**Top Mark:** Gqxyz (device code: Gq, x=year code, y=week code, z= lot number code)

Pin Name	Pin number	Pin Description
VSEN	1	Voltage sense pin. Connect to a resistor divider from Bus to VIN to decide OVP threshold.
VIN	2	Power supply pin.
GND	3	Ground Pin.
ISEN	4	Current sense pin. Connect a resistor to program the reference output current. $I_{O} = \frac{V_{REF} \times N_{PS}}{2 \times R_{S}}$
LX	5	Internal HV MOSFET drain pin.



# Absolute Maximum Ratings (Note 1)

0.3V~19V
20mA
600V
0.6W
170°C/W
130°C/W
150°C
260°C
65°C to 150°C

# **Recommended Operating Conditions**

Junction 7	Cemperature R	ange	40°C to	125°C
Junction	i emperature ra		40 C 10	125 C

# **Block Diagram**



#### Fig.2 Simplified block diagram



# **Electrical Characteristics**

( $V_{VIN}$ = 12V(Note 3),  $T_A$  = 25°C unless otherwise specified )

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Power Supply Section						
VIN turn-on threshold	V <sub>VIN,ON</sub>			14		V
VIN turn-off threshold	V <sub>VIN,OFF</sub>			7.6		V
Start up current	I <sub>ST</sub>			2	5	μA
VSEN pin Section						
VSEN pin reference voltage	V <sub>VSEN,OVP</sub>			160		mV
Driver Section						
Min ON Time	t <sub>ON,MIN</sub>			400		ns
Max ON Time	t <sub>ON,MAX</sub>			30		μs
Min OFF Time	t <sub>OFF,MIN</sub>			2		μs
Max OFF Time	t <sub>OFF,MAX</sub>			120		μs
Max switching frequency	f <sub>MAX</sub>			180		kHz
ISEN pin Section						
Current limit threshold voltage	V <sub>ISEN,OCP</sub>			800		mV
Current reference	V <sub>REF</sub>		294	300	306	mV
Integrated MOSFET Section						
BV of HV MOSFET	V <sub>BV</sub>		600			V
Thermal Section						
Thermal Shutdown Temperature	T <sub>SD</sub>			150		°C
Thermal Fold back Temperature	T <sub>FB</sub>			140		°C

**Note 1**: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2:  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25$  °C on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2" x 2" FR-4 substrate PCB, 20z copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

Note 3: Increase VIN pin voltage gradually higher than  $V_{VIN,ON}$  voltage then turn down to 12V.



### Operation

SY22686B is a constant current Flyback regulator targeting at LED lighting applications.

The device provides primary side control to eliminate the opto-couplers or the secondary feedback circuits, which would cut down the cost of the system.

In order to reduce the switching losses and improve EMI performance, Quasi-Resonant switching mode is applied, which means to turn on the power MOSFET at valley of drain voltage.

Proprietary self-bias and OVP technique eliminates the need for auxiliary winding thus minimizes the PCB footprint and associated power loss.

Short Circuit Protection works in hiccup mode. The resulting short circuit power loss is much less than continuous working mode.

SY22686B also provides reliable protections such as Open LED Protection (OLP), Over Temperature Protection (OTP), etc.

SY22686B is available with SOT23-5 package.

## **Applications Information**

#### <u>Start up</u>

After AC supply or DC BUS is powered on, the capacitor  $C_{VIN}$  across VIN and GND pin is charged up by BUS voltage through resistor  $R_{ST}$  and  $R_{OVP}(R_{ST} >> R_{OVP})$ . Once  $V_{VIN}$  rises up to  $V_{VIN,ON}$ , the internal blocks starts to work. Then IC can be supplied at every switching cycle. The supply current is balanced with IC consumption current to maintain  $V_{VIN}$  above  $V_{VIN,OFF}$ .

The whole start up procedure is divided into two sections shown in Fig.3.  $t_{STC}$  is the  $C_{VIN}$  charged up section, and  $t_{STO}$  is the time  $V_{VIN}$  falls to a steady state value. Usually  $t_{STO}$  is much smaller than  $t_{STC}$ .

If bias supply has more power than IC consumption,  $V_{\rm VIN}$  is greater than  $V_{\rm VIN,Shunt},$  then a shunt current works to maintain  $V_{\rm VIN}$  under  $V_{\rm VIN,Shunt}.$ 



The start up resistor  $R_{ST}$  and  $C_{VIN}$  are designed by rules below( $R_{OVP}$  is great smaller than  $R_{ST}$  thus it's ignored in start-up section):

(a) Preset start-up resistor  $R_{\rm ST},$  make sure that the current through  $R_{\rm ST}$  is larger than  $I_{\rm ST}$  .

$$R_{ST} < \frac{V_{BUS}}{I_{ST}} (1)$$

Where  $V_{BUS}$  is the BUS line voltage.

(b) Select  $C_{VIN}$  to obtain an ideal start up time  $t_{ST}$ .

$$C_{\text{VIN}} = \frac{(\frac{V_{\text{BUS}}}{R_{\text{ST}}} - I_{\text{ST}}) \times t_{\text{ST}}}{V_{\text{VIN}_{\text{ON}}}} (2)$$

(c) If  $R_{ST}$  and  $C_{VIN}$  are chosen to get a very short start up time, SCP and OVP power loss will be large. Then  $C_{VIN}$  and  $R_{ST}$  time constant should be increased.

Proprietary self-bias technique allows  $C_{VIN}$  to be charged in every switching cycle. There is no need to add auxiliary winding for power supply.  $C_{VIN}$  can be chosen with small value and small package to save cost.

#### <u>Shut down</u>

After AC supply or DC BUS powered off, the energy stored in the BUS capacitor is discharged. When power supply for IC is not enough,  $V_{VIN}$  drops down. Once  $V_{VIN}$  is below  $V_{VIN,OFF}$ , the IC stops working.



#### Primary-side constant-current control

Primary side control is applied to eliminate secondary feedback circuit or opto-coupler, which reduces the circuit cost. The switching waveforms are shown in Fig.4.

The output current I<sub>OUT</sub> can be represented by,

$$I_{OUT} = \frac{I_{SP}}{2} \times \frac{t_{DIS}}{t_{S}} (3)$$

Where  $I_{SP}$  is the peak current of the secondary side;  $t_{DIS}$  is the discharge time of Flyback transformer;  $t_S$  is the switching period.

The secondary peak current is related with primary peak current, if the effect of the leakage inductor is neglected.



 $I_{SP} = N_{PS} \times I_{PP} (4)$ 

Where  $N_{PS}$  is the turns ratio of primary to secondary of the Flyback transformer. Thus,  $I_{OUT}$  can be represented by

$$I_{OUT} = \frac{N_{PS} \times I_{PP}}{2} \times \frac{t_{DIS}}{t_s} (5)$$

The primary peak current  $I_{PP}$  is detected by ISEN pin, and inductor current discharge time  $t_{DIS}$  is detected by internal circuit, which is shown in Fig.5. These singals are processed and applied to the negative input of the gain modulator. In static state, the positive and negative inputs are equal.





Finally, the output current I<sub>OUT</sub> can represented by

$$I_{OUT} = \frac{V_{REF} \times N_{PS}}{R_s \times 2}$$
(7)

Where  $V_{REF}$  is the internal reference voltage;  $R_S$  is the current sense resistor.  $I_{OUT}$  can be programmed by  $N_{PS}$  and  $R_S$ .

$$R_{\rm S} = \frac{V_{\rm REF} \times N_{\rm PS}}{I_{\rm OUT} \times 2} \ (8)$$

#### Over Voltage Protection (OVP) & Open LED Protection (OLP)

When the load is null or large transient happens, the output voltage will exceed the rated value.

The resistor divider composed by  $R_{\text{ST}}$  and  $R_{\text{OVP}}$  is related with the OVP function.

$$V_{\rm OVP} = \frac{R_{\rm ST} + R_{\rm OVP}}{R_{\rm OVP}} \frac{V_{\rm VSEN, OVP}}{N_{\rm PS}}$$
(9)

Where  $V_{OVP}$  is the output over voltage specification,  $V_{VSEN,OVP}$  is internal OVP reference.





If over voltage protection triggered, the IC discharges  $V_{VIN}$  by an internal current source  $I_{VIN,OVP}$ . Once  $V_{VIN}$  is below  $V_{VIN,OFF}$ , the IC shuts down and be charged again by BUS voltage through start up resistor( $R_{ST}$ ). If the over voltage condition still exists, the system operates in hiccup mode.

#### Short Circuit Protection (SCP)

When the output is shorted, demagnetizing voltage of inductor is zero, so  $t_{OFF}$  is clamped at  $t_{OFF,MAX}$ , when  $t_{OFF,MAX}$  lasts for 64 times, SCP is triggered and the IC discharges  $V_{VIN}$  by an internal current source  $I_{VIN,SCP}$ . Once  $V_{VIN}$  is below  $V_{VIN,OFF}$ , the IC shuts down and be charged again by BUS voltage through start up resistor. If the short circuit condition still exists, the system operates in hiccup mode.

#### Line regulation modification

The IC provides line regulation modification function to improve line regulation performance.

Due to the sample delay of ISEN pin and other internal delay, the output current increases with increasing input BUS line voltage. A small compensation voltage  $\Delta V_{ISEN-C}$  is added to ISEN pin during ON time to improve such performance. This  $\Delta V_{ISEN-C}$  is adjusted by the upper resistor of the divider connected to VSEN pin.

$$\Delta V_{\rm ISEN,C} = \frac{(V_{\rm BUS} - V_{\rm VIN})}{R_{\rm ST}} \times k_1 \qquad (10)$$

Where  $R_{ST}$  is the upper resistor of the divider;  $k_1$  is an internal constant as the modification coefficient,  $k_1 = 120$  .

The compensation is mainly related with  $R_{ST}$ , larger compensation is achieved with smaller  $R_{ST}$ . Normally,  $R_{ST}$  ranges from 1.5M $\Omega$ ~2.5M $\Omega$ .

## **Power Device Design**

#### **MOSFET and Diode**

When the operation condition is with maximum input voltage and full load, the voltage stress of integrated MOSFET and secondary power diode is maximized;

$$V_{\text{MOS,DS,MAX}} = \sqrt{2} V_{\text{AC,MAX}} + N_{\text{PS}} (V_{\text{OUT}} + V_{\text{D,F}}) + \Delta V_{\text{S}} (11)$$
$$V_{\text{D,R,MAX}} = \frac{\sqrt{2} V_{\text{AC,MAX}}}{N_{\text{PS}}} + V_{\text{OUT}} (12)$$

Where  $V_{AC,MAX}$  is maximum input AC RMS voltage; N<sub>PS</sub> is the turns ratio of the Flyback transformer;  $V_{OUT}$  is the rated output voltage;  $V_{D,F}$  is the forward voltage of secondary power diode;  $\Delta V_S$  is the overshoot voltage clamped by RCD snubber during OFF time.

When the operation condition is with minimum input voltage and full load, the current stress of integrated MOSFET and power diode is maximized.

$$I_{MOS_PK_MAX} = I_{P_PK_MAX} (13)$$
$$I_{MOS_RMS_MAX} = I_{P_RMS_MAX} (14)$$
$$I_{D_PK_MAX} = N_{PS} \times I_{P_PK_MAX} (15)$$
$$I_{D_AVG} = I_{OUT} (16)$$

Where  $I_{\text{P-PK-MAX}}$  and  $I_{\text{P-RMS-MAX}}$  are maximum primary peak current and RMS current, which will be introduced later.

#### Input capacitor C<sub>BUS</sub>

Generally, the input capacitor  $C_{BUS}$  is selected by  $C_{BUS}=1{\sim}3\mu F/W.$  Or more accurately by,

$$C_{BUS} = \frac{\arcsin(\frac{V_{DC,MIN}}{\sqrt{2}V_{AC,MIN}}) + \frac{\pi}{2}}{2\pi f_{AC}V_{AC,MIN}^2(1 - (\frac{V_{DC,MIN}}{\sqrt{2}V_{AC,MIN}})^2)} \frac{P_0}{\eta}$$
(17)

Where  $V_{DC,MIN}$  is the minimum voltage of BUS line,  $V_{DC,MIN}$  usually equals 0.6~0.8  $\sqrt{2} v_{AC,MIN}$ .  $f_{AC}$  is AC line frequency.



#### Transformer (N<sub>PS</sub> and L<sub>M</sub>)

 $N_{\text{PS}}$  is limited by the electrical stress of the internal power MOSFET:

$$N_{PS} \le \frac{V_{MOS,(BR)DS} \times 90\% - \sqrt{2} V_{AC,MAX} - \Delta V_{S}}{V_{OUT} + V_{D,F}}$$
 (18)

Where  $V_{MOS,(BR)DS}$  is the breakdown voltage of the integrated MOSFET.

In Quasi-Resonant mode, each switching period cycle  $t_s$  consists of three parts: current rising time  $t_1$ , current falling time  $t_2$  and quasi-resonant time  $t_3$  shown in Fig.7.



The system operates in the peak current mode control. When the operation condition is with minimum input AC RMS voltage and full load, the ON time is maximized at valley of BUS voltage. Thus, the minimum switching frequency  $f_{S,MIN}$  happens. Meanwhile, the maximum peak current through integrated MOSFET and the transformer happens.

Once the minimum frequency  $f_{S,MIN}$  is set, the inductance of the transformer could be induced. The design flow is shown as below:

(a)Select N<sub>PS</sub>

$$N_{PS} \le \frac{V_{MOS,(BR)DS} \times 90\% - \sqrt{2}V_{AC,MAX} - \Delta V_S}{V_{OUT} + V_{D,F}}$$
(19)

(b) Preset minimum frequency  $f_{S,MIN}$ 

(c) Compute relative  $t_S$ ,  $t_1$  ( $t_3$  is omitted to simplify the design here)

$$t_{s} = \frac{1}{f_{s,MIN}} (20)$$
  
$$t_{1} = \frac{t_{s} \times N_{PS} \times (V_{OUT} + V_{D,F})}{V_{DC,MIN} + N_{PS} \times (V_{OUT} + V_{D,F})} (21)$$

(d) Design inductance L<sub>M</sub>

$$L_{\rm M} = \frac{V_{\rm DC,MIN}^2 \times t_1^2 \times \eta}{2P_{\rm OUT} \times t_{\rm S}} \quad (22)$$

Where  $\eta$  is the efficiency; P<sub>OUT</sub> is rated full load power.

$$t_3 = \pi \times \sqrt{L_M \times C_{drain}}$$
 (23)

Where  $C_{\text{Drain}}$  is the parasitic capacitance at drain of integrated MOSFET.

(f) Compute primary maximum peak current  $I_{P\text{-}PK\text{-}MAX}$  and RMS current  $I_{P\text{-}RMS\text{-}MAX}$  for the transformer fabrication.

$$I_{P_{PK_{MAX}}} = \frac{P_{OUT}}{\eta} \times \left[ \frac{1}{N_{PS} (V_{OUT} + V_{D,F})} + \frac{1}{V_{DC,MIN}} \right] + \sqrt{\left[ \frac{P_{OUT}}{\eta} \times \left[ \frac{1}{N_{PS} (V_{OUT} + V_{D,F})} + \frac{1}{V_{DC,MIN}} \right] \right]^{2} + \frac{2P_{OUT} t_{3}}{L_{M} \eta}}$$
(24)

Adjust  $t_1$  and  $t_s$  to  $t_1$ ' and  $t_s$ ' considering the effect of  $t_3$ .

$$t_{s}^{'} = \frac{\eta \times L_{M} \times I_{P_{-}PK_{-}MAX}^{2}}{2P_{OUT}} (25)$$
$$t_{1}^{'} = \frac{L_{M} \times I_{P_{-}PK_{-}MAX}}{V_{DC,MIN}} (26)$$
$$I_{P_{-}RMS_{-}MAX} = \sqrt{\frac{t_{1}}{3t_{s}}} \times I_{P_{-}PK_{-}MAX} (27)$$

(g) Compute secondary maximum peak current  $I_{S\text{-}PK\text{-}}_{MAX}$  and RMS current  $I_{S\text{-}RMS\text{-}MAX}$  for the transformer fabrication.

$$I_{S_{PK}_{MAX}} = N_{PS} \times I_{P_{PK}_{MAX}} (28)$$
  
$$\dot{t_2} = \dot{t_S} - \dot{t_1} - \dot{t_3} (33)$$
  
$$I_{S_{RMS}_{MAX}} = \sqrt{\frac{\dot{t_2}}{3\dot{t_S}}} \times I_{S_{PK}_{MAX}} (29)$$

(h) Make sure that  $t_1{}^{\prime},\,t_2{}^{\prime}$  ,  $t_3{}^{\prime}$  are not out of the range given in EC table.



#### Transformer design (NP,NS,NAUX)

The design of the transformer is similar with ordinary Flyback transformer. the parameters below are necessary:

Necessary parameters	
Turns ratio	N <sub>PS</sub>
Inductance	L <sub>M</sub>
Primary maximum RMS current	I <sub>P-RMS-MAX</sub>
Secondary maximum RMS current	Is-rms-max
Current limit voltage	V <sub>ISEN,OCP</sub>

The design rules are as followed:

(a) Select the magnetic core style, identify the effective area  $A_{e_{\cdot}}$ 

(b) Preset the maximum magnetic flux  $\Delta B$ 

 $\Delta B = 0.3 \sim 0.33T$ (c) Compute primary turn N<sub>P</sub>

$$N_{\rm P} = \frac{L_{\rm M} \times V_{\rm ISEN, OCP}}{\Delta B \times A_{\rm e} \times R_{\rm S}} \quad (30)$$

(d) Compute secondary turn N<sub>S</sub>

$$N_{s} = \frac{N_{p}}{N_{ps}} (31)$$

(f) Select an appropriate wire diameter

With  $I_{P-RMS-MAX}$  and  $I_{S-RMS-MAX}$ , select appropriate wire to make sure the current density ranges from  $4A/mm^2$  to  $10A/mm^2$ .

(g) If the winding area of the core and bobbin is not enough, reselect the core style, go to (a) and redesign the transformer until the ideal transformer is achieved.

#### **Output capacitor Cout**

Output current ripple  $\Delta I_{O,MAX}$  is,

$$\Delta I_{\rm O} = \sqrt{I_{\rm S\_RMS\_MAX}^2 - I_{\rm O}^2} \quad (32)$$

Choose proper output capacitor to satisfy current ripple.

#### **RCD snubber for MOSFET**

The power loss of the snubber  $P_{\text{RCD}}$  is evaluated first

$$P_{\text{RCD}} = \frac{N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D}_{\text{F}}}) + \Delta V_{\text{S}}}{\Delta V_{\text{S}}} \times \frac{L_{\text{K}}}{L_{\text{M}}} \times P_{\text{OUT}}$$
(33)

Where  $N_{PS}$  is the turns ratio of the Flyback transformer;  $V_{OUT}$  is the output voltage;  $V_{D,F}$  is the forward voltage of the power diode;  $\Delta V_S$  is the overshoot voltage clamped by RCD snubber;  $L_K$  is the leakage inductor;  $L_M$  is the inductance of the Flyback transformer;  $P_{OUT}$ is the output power.

The  $R_{RCD}$  is related with the power loss:

$$R_{\rm RCD} = \frac{(N_{\rm PS} \times (V_{\rm OUT} + V_{\rm D_{\perp}F}) + \Delta V_{\rm S})^2}{P_{\rm RCD}} (34)$$

The  $C_{\text{RCD}}$  is related with the voltage ripple of the snubber  $\Delta V_{\text{C-RCD}}$ :

$$C_{\text{RCD}} = \frac{N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D}_{\perp}F}) + \Delta V_{\text{S}}}{R_{\text{RCD}} f_{\text{S}} \Delta V_{\text{C}_{\perp}\text{RCD}}} (35)$$

#### Thermal fold back design

If IC junction temperature rises over  $T_{FB}$ , the output current will be decreased to regulate the junction temperature around  $T_{FB}$ . If the junction temperature is over  $T_{SD}$ , IC will be shut down and won't recover unless the junction temperature drops below  $T_{FB}$ .



# **Design Example**

A design example of typical application is shown below step by step.

#1. Identify design specification

Design Specification				
V <sub>AC</sub> (RMS)	176V~264V	V <sub>OUT</sub>	12V	
I <sub>OUT</sub>	350mA	η	85%	

#2. Input Capacitor C<sub>BUS</sub>

Conditions			
V <sub>DC,MIN</sub>	150V	V <sub>AC-MIN</sub>	176V
f <sub>AC</sub>	50Hz		

$$C_{BUS} = \frac{\arcsin(\frac{V_{DC,MIN}}{\sqrt{2}V_{AC,MIN}}) + \frac{\pi}{2}}{2\pi f_{AC}V_{AC,MIN}^2(1 - (\frac{V_{DC,MIN}}{\sqrt{2}V_{AC,MIN}})^2)} \frac{P_O}{\eta} = \frac{\arcsin(\frac{150V}{\sqrt{2} \times 176V}) + \frac{\pi}{2}}{2\pi \times 50 \times 176V^2(1 - (\frac{150V}{\sqrt{2} \times 176V})^2)} \frac{12V \times 0.35A}{0.85} = 1.77 \mu F$$

C<sub>BUS</sub> is set to

 $C_{BUS}=2.2\mu F$ 

#3. Transformer design (N<sub>PS</sub>, L<sub>M</sub>)

Refer to Power Device Design

Conditions				
V <sub>DC,MIN</sub>	150V	V <sub>AC-MAX</sub>	264V	
$\triangle V_S$	50V	V <sub>MOS-(BR)DS</sub>	600V	
P <sub>OUT</sub>	4.2W	V <sub>D,F</sub>	1V	
C <sub>Drain</sub>	50pF	f <sub>S,MIN</sub>	80kHz	

(a)Compute turns ratio  $N_{\text{PS}}$  first

$$\begin{split} N_{PS} &\leq \frac{V_{MOS\_(BR)DS} \times 90\% - \sqrt{2} V_{AC,MAX} - \Delta V_S}{V_{OUT} + V_{D,F}} \\ &= \frac{600V \times 0.9 - \sqrt{2} \times 264V - 50V}{12V + 1V} \\ &= 9 \end{split}$$

 $N_{PS}$  is set to

 $N_{PS} = 8$ 

 $(\mathbf{b})\mathbf{f}_{S,MIN}$  is preset

 $f_{S,MIN} = 80 kHz$ 



(c) Compute the switching period  $t_S$  and ON time  $t_1$  at the peak of input voltage.

$$\begin{split} t_{S} &= \frac{1}{f_{S,MIN}} = 12.5 \mu s \\ t_{1} &= \frac{t_{S} \times N_{PS} \times \left(V_{OUT} + V_{D,F}\right)}{V_{DC,MIN} + N_{PS} \times \left(V_{OUT} + V_{D,F}\right)} \\ &= \frac{12.5 \mu s \times 8 \times 13 V}{150V + 8 \times 13V} \\ &= 5.11 \mu s \end{split}$$

(d) Compute the inductance  $L_M$ 

$$\begin{split} L_{M} &= \frac{V_{DC,MIN}^{2} \times t_{1}^{2} \times \eta}{2P_{OUT} \times t_{s}} \\ &= \frac{150V^{2} \times 5.11 \mu s^{2} \times 0.85}{2 \times 4.2 \times 12.5} \\ &= 4756 \mu H \end{split}$$

Set  $L_M = 4.5 \text{mH}$ 

(e) Compute the quasi-resonant time t<sub>3</sub>

$$\begin{split} t_3 &= \pi \times \sqrt{L_M \times C_{drain}} \\ &= \pi \times \sqrt{4.5 \text{mH} \times 50 \text{pF}} \\ &= 1.49 \mu \text{s} \end{split}$$

(f) Compute primary maximum peak current  $I_{P-PK-MAX}$ 

$$\begin{split} I_{P_PK_MAX} = & \frac{P_{OUT}}{\eta} \times \left[ \frac{1}{N_{PS} \left( V_{OUT} + V_{D,F} \right)} + \frac{1}{V_{DC,MIN}} \right] \\ & + \sqrt{\left[ \frac{P_{OUT}}{\eta} \times \left[ \frac{1}{N_{PS} \left( V_{OUT} + V_{D,F} \right)} + \frac{1}{V_{DC,MIN}} \right] \right]^2 + \frac{2P_{OUT} t_3}{L_M \eta} \\ & = 0.178A \end{split}$$

Adjust switching period  $t_S$  and ON time  $t_1$  to  $t'_S$  and  $t'_1$ .

$$t'_{S} = \frac{\eta \times L_{M} \times I^{2}_{P_{-}PK_{-}MAX}}{2P_{OUT}}$$
$$= \frac{0.85 \times 4.5 \text{mH} \times 0.178 \text{A}^{2}}{2 \times 4.2 \text{W}}$$
$$= 14.4 \mu \text{s}$$
$$t'_{1} = \frac{L_{M} \times I_{P_{-}PK_{-}MAX}}{V_{DC,MIN}}$$
$$= \frac{4.5 \text{mH} \times 0.178 \text{A}}{150 \text{V}}$$
$$= 5.34 \mu \text{s}$$

Compute primary maximum RMS current IP-RMS-MAX



$$I_{P_{RMS}MAX} = \sqrt{\frac{t_1}{3t_s}} \times I_{P_{PK}MAX} = \sqrt{\frac{5.34}{3 \times 14.4}} \times 0.178A = 63mA$$

(g) Compute secondary maximum peak current and the maximum RMS current.

$$I_{S_{PK}MAX} = N_{PS} \times I_{P_{PK}MAX} = 8 \times 0.178 = 1.424A \quad (32)$$
  
$$t_{2}' = t_{S}' - t_{1}' - t_{3} = 14.4 - 5.34 - 1.49 = 7.57\mu s \quad (33)$$
  
$$I_{S_{RMS}MAX} = \sqrt{\frac{t_{2}'}{3t_{S}'}} \times I_{S_{PK}MAX} = \sqrt{\frac{7.57}{3 \times 14.4}} \times 1.424A = 0.596A \quad (34)$$

#4. Select secondary power diode

(a) Compute the voltage and the current stress of secondary power diode

$$V_{D_{R}MAX} = \frac{\sqrt{2}V_{AC_MAX}}{N_{PS}} + V_{OUT} = \frac{\sqrt{2} \times 264}{8} + 12 = 58.6V$$
$$I_{D_{P}K_MAX} = N_{PS} \times I_{P_{P}K_MAX} = 8 \times 0.178 = 1.424A$$
$$I_{D_{A}VG} = I_{OUT} = 0.35A$$

#5. Select the output capacitor  $C_{OUT}$ 

Refer to Power Device Design

Output current ripple  $\Delta I_{O,MAX}$  is,

$$\Delta I_{\rm O} = \sqrt{I_{S\_RMS\_MAX}^2 - I_{\rm O}^2} = \sqrt{0.596A^2 - 0.35A^2} = 0.482A$$

Choose proper output capacitor to satisfy current ripple.

#6. Design RCD snubber

Refer to Power Device Design

Conditions				
V <sub>OUT</sub>	12V	$\Delta V_S$	50V	
N <sub>PS</sub>	8	$L_K/L_M$	2%	
Pout	4.2W	$\Delta V_{C_{RCD}}$	25V	

The power loss of the snubber is

$$P_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D,F}) + \Delta V_S}{\Delta V_S} \times \frac{L_K}{L_M} \times P_{OUT} = \frac{8 \times (12V + 1V) + 50V}{50V} \times 0.02 \times 4.2W = 0.259W$$

The resistor of the snubber is

$$R_{RCD} = \frac{\left(N_{PS} \times (V_{OUT} + V_{D,F}) + \Delta V_{S}\right)^{2}}{P_{RCD}} = \frac{\left(8 \times (12V + 1V) + 50V\right)^{2}}{0.259W} = 91k\Omega$$



The capacitor of the snubber is

$$C_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D,F}) + \Delta V_S}{R_{RCD} f_S \Delta V_{C\_RCD}} = \frac{8 \times (12V + 1V) + 50V}{91k\Omega \times 70kHz \times 25V} = 0.97nF$$

#7. Set VIN pin

(a) R<sub>ST</sub> is preset

$$R_{ST} < \frac{V_{BUS}}{I_{ST}} = \frac{250}{15 \mu A} = 16.7 M \Omega$$

 $R_{ST}$  also acts as Feed forward compensation resistor.  $R_{ST}$  is usually chose to  $1.5M\Omega$  to  $2.5~M\Omega$ 

$$R_{ST} = 2M\Omega$$

(b) Design C<sub>VIN</sub>

$$C_{VIN} = \frac{\left(\frac{V_{BUS}}{R_{ST}} - I_{ST}\right) \times t_{ST}}{V_{VIN,ON}} = \frac{\left(\frac{250V}{2M\Omega} - 15\mu A\right) \times 300ms}{14.3V} = 2.3\mu F$$

Set C<sub>VIN</sub>

 $C_{VIN} = 1 \mu F$ 

#8. Set OVP

Known conditions at this step				
R <sub>ST</sub>	2 MΩ	V <sub>OVP</sub>	18V	
V <sub>OVP,REF</sub>	0.16V			

$$\begin{split} V_{OVP} &= \frac{R_{ST} + R_{OVP}}{R_{OVP}} \frac{V_{VSEN,OVP}}{N_{PS}} \\ R_{OVP} &= \frac{V_{VSEN,OVP}}{N_{PS} \times V_{OVP} - V_{VSEN,OVP}} R_{ST} = \frac{0.16V}{18V \times 8 - 0.16} \times 2M\Omega = 2.22k\Omega \end{split}$$

#9 Set current sense resistor to achieve ideal output current

#### Refer to Primary-side constant-current control

Known conditions at this step							
N <sub>PS</sub>	8	Iout	0.35A				
V <sub>REF</sub>	0.3V						

The current sense resistor is

$$R_{S} = \frac{V_{REF} \times N_{PS}}{I_{OUT} \times 2} = \frac{0.3V \times 8}{0.35 \times 2} = 3.43\Omega$$

#10 Final result











Notes: All dimensions are in millimeters. All dimensions don't include mold flash & metal burr.



# **Taping & Reel Specification**

### 1. SOT23-5 taping orientation



2. Carrier Tape & Reel specification for packages



Package	Tape width	Pocket	Reel size	Reel	Trailer	Leader length	Qty per
types	(mm)	pitch(mm)	(Inch)	width(mm)	length(mm)	(mm)	reel
SOT23-5	8	4	7''	8.4	280	160	3000

### 3. Others: NA



#### **IMPORTANT NOTICE**

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. Limited warranty and liability. Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. **No offer to sell or license**. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2018 Silergy Corp.

All Rights Reserved.