



SY22645

Single Stage Flyback and PFC Controller with Primary Side Control for LED Lighting and Multiple Dimming Mode Option

General Description

The SY22645 is a single stage Flyback and PFC controller targeting at LED Dimming applications, which can achieve up to 5.5% dimming level and high precision for all loading range. It is a primary side controller without applying any secondary feedback circuit for low cost, and drives the converter in the quasi-resonant mode to achieve higher efficiency. It keeps the converter in constant on time operation to achieve high power factor.

Ordering Information

SY22645 () () ()
 Temperature Code
 Package Code
 Optional Spec Code

Ordering Number	Package type	Note
SY22645FAC	SO8	----

Features

- 5.5%~100% Dimming Range.
- CV Mode for Bias Supply at <2.5% Dimming Signal.
- Primary Side Control Eliminates the Opto-coupler.
- Valley Turn-on of the Primary MOSFET to Achieve Low Switching Losses
- 300mV Primary Current Sense Voltage Leads to A Lower Sense Resistance thus A Lower Conduction Loss.
- Internal High Current MOSFET Driver: 0.20A Sourcing and 0.65A Sinking
- Low Start up Current: 34 μ A Typical
- Reliable Short LED and Open LED Protection
- Power Factor >0.90 with Single-stage Conversion.(Analog Dimming Only)
- RoHS Compliant and Halogen Free
- Compact Package: SO8

Applications

- LED Dimming

Typical Applications





Figure1a. Analog dimming with PWM signal input




Figure.1b Analog dimming with Analog signal input





Figure.1c Actual curve of analog dimming with PWM Signal input.

Pinout (top view)



(SO8)

Top Mark: CEU xyz (device code: CEU, *x*=year code, *y*=week code, *z*= lot number code)

Pin Name	Pin number	Pin Description
COMP	1	Loop compensation pin. Connect a RC network across this pin and ground to stabilize the control loop.
DEMOVP	2	Inductor current zero-crossing detection pin. This pin receives the auxiliary winding voltage by a resistor divider and detects the inductor current zero crossing point. This pin also provides over voltage protection, line regulation modification function and CV detection simultaneously. If the voltage on this pin is above $V_{DEMOVP, OVP}$, the IC would enter over voltage protection mode. Good line regulation can be achieved by adjusting the upper resistor of the divider.
ISNS	3	Current sense pin. Connect this pin to the source of the primary switch. Connect the sense resistor across the source of the primary switch and the GND pin. (current sense resistor R_s : $R_s = k \frac{V_{REF} \times N_{PS}}{I_{OUT}}$, $k=0.167$)
GND	4	Ground pin
DRV	5	Gate driver pin. Connect this pin to the gate of primary MOSFET.
VCC	6	Power supply pin. This pin also provides output over voltage protection along with DEMOVP pin.
AVG	7	Bypass this pin to GND with enough capacitance to hold on internal voltage reference.
DIM	8	Dimming input pin, this pin detects the PWM dimming signal



Block Diagram




Figure.2 Block Diagram

Absolute Maximum Ratings (Note 1)

VCC, DRV	-----	-0.3V~26V
Supply current I_{VCC}	-----	7mA
DIM	-----	-0.3V~23V
ADIM, DEMOVP	-----	-0.3V~1.8V
ISNS, COMP	-----	-0.3~ 3.6V
Power Dissipation, @ $T_A = 25^{\circ}\text{C}$ SO8	-----	1.1W
Package Thermal Resistance (Note 2)		
SO8, θ_{JA}	-----	88 $^{\circ}\text{C}/\text{W}$
SO8, θ_{JC}	-----	45 $^{\circ}\text{C}/\text{W}$
Junction Temperature Range	-----	-40 $^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$
Lead Temperature (Soldering, 10 sec.)	-----	260 $^{\circ}\text{C}$
Storage Temperature Range	-----	-65 $^{\circ}\text{C}$ to 150 $^{\circ}\text{C}$

Recommended Operating Conditions (Note 3)

VCC, DRV	-----	8.5V~20V
----------	-------	----------

Electrical Characteristics

(VCC = 12V (Note 3), T_A = 25°C unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Power Supply Section						
VCC Turn-on Threshold	V _{VCC_ON}		19.5	21.0	22.5	V
VCC Turn-off Threshold	V _{VCC_OFF}		6.7	7.3	8.0	V
VCC OVP Voltage	V _{VCC_OVP}			V _{VCC_ON} +4.0		V
Start up Current	I _{ST}	V _{VCC} <V _{VCC_ON}	24	34	46	μA
Error Amplifier Section						
Internal Reference Voltage	V _{REF}		294	300	306	mV
Current Sense Section						
Current Limit Reference Voltage	V _{ISNS_MAX}		400	450	500	mV
DemOvp Pin Section						
DemOvp Pin OVP Voltage Threshold	V _{Demovp_OVP}		1.43	1.50	1.57	V
Gate Driver Section						
Gate Driver Voltage	V _{Gate}		9	12	15	V
Maximum Source Current	I _{SOURCE}		150	200	250	mA
Minimum Sink Current	I _{SINK}		500	650	800	mA
Max ON Time	T _{ON_MAX}	V _{COMP} =2.7V		9.0		μs
Min ON Time	T _{ON_MIN}			450		ns
Max OFF Time	T _{OFF_MAX}			120		μs
Min OFF Time	T _{OFF_MIN}			1.6		μs
Maximum Switching Frequency	F _{MAX}			120		kHz
AVG Function Section						
AVG Enable ON	V _{AVG_ON}		62	75	88	mV
AVG Enable OFF	V _{AVG_OFF}		28	38	48	mV
Thermal Section						
Thermal Fold Back Temperature	T _{FB}			150		°C
Thermal Shut Down Temperature	T _{SD}			160		°C
DIM Function Section						
DIM ON Threshold Voltage	V _{DIM_ON}				1.2	V
DIM OFF Threshold Voltage	V _{DIM_OFF}		0.5			V

Note 1: Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: Θ_{JA} is measured in the natural convection at T_A = 25°C on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2” x 2” FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

Note 3: Increase VCC pin voltage gradually higher than V_{VCC_ON} voltage then turn down to 15V.

Operation

The SY22645 is a single stage Flyback and PFC controller targeting at LED lighting applications with dimming function.

The Device provides primary side control to eliminate the opto-couplers or the secondary feedback circuits, which would cut down the cost of the system.

High power factor is achieved by constant on operation mode, with which the control scheme and the circuit structure are both simple.

SY22645 is compatible with analog dimming and DIM dimming for different application.

In order to reduce the switching losses and improve EMI performance, Quasi-Resonant switching mode is applied, which means to turn on the power MOSFET at voltage valley; the start up current of SY22645 is rather small (34 μ A typically) to reduce the standby power loss further; the maximum switching frequency is clamped to 120kHz to reduce switching losses and improve EMI performance when the converter is operated at light load condition.

SY22645 provides reliable protections such as Short Circuit Protection (SCP), Open LED Protection (OLP), Over Temperature Protection (OTP), etc.

SY22645 is available with SO8 package.

Applications Information

Start up

After AC supply or DC BUS is powered on, the capacitor C_{VCC} across VCC and GND pin is charged up by BUS voltage through a start up resistor R_{ST} . Once V_{VCC} rises up to V_{VCC_ON} , the internal blocks start to work. V_{VCC} will be pulled down by internal consumption of IC until the auxiliary winding of transformer could supply enough energy to maintain V_{VCC} above V_{VCC_OFF} .

The whole start up procedure is divided into four sections shown in Fig.3. t_{STC} is the C_{VCC} charged up section, and t_{STO} is the output voltage built-up section. The start up time t_{ST} composes of t_{STC} and t_{STO} , and usually t_{STO} is much smaller than t_{STC} .

P1 is fast start-up stage, which will help to create output voltage quickly. After P1, if V_{AVG} is less than V_{AVG_ON} , IC enter into CV mode. When V_{AVG} is charge by DIM and larger than V_{AVG_ON} , IC works in constant on time mode.




Fig.3 Start up

The start up resistor R_{ST} and C_{VCC} are designed by rules below:

(a) Preset start-up resistor R_{ST} , make sure that the current through R_{ST} is larger than I_{ST} and smaller than 1mA

$$\frac{V_{BUS}}{1mA} < R_{ST} < \frac{V_{BUS}}{I_{ST}} \quad (1)$$

Where V_{BUS} is the BUS line voltage.

(b) Select C_{VCC} to obtain an ideal start up time t_{ST} , and ensure the output voltage is built up at one time.

$$C_{VCC} = \frac{(\frac{V_{BUS}}{R_{ST}} - I_{ST}) \times t_{ST}}{V_{VCC_ON}} \quad (2)$$

(d) If the C_{VCC} is not big enough to build up the output voltage at one time. Increase C_{VCC} and decrease R_{ST} , go back to step (a) and redo such design flow until the ideal start up procedure is obtained.

Internal pre-charge design for quick start up

In P3, V_{COMP} is pre-charged by internal current sources in turn until it is over the initial voltage V_{COMP_IC} . V_{COMP_IC} can be programmed by R_{COMP} . Such design is meant to reduce the start up time shown in Fig.4.

The voltage pre-charged V_{COMP_IC} in start-up procedure can be programmed by R_{COMP}

$$V_{COMP_IC} = 0.9V - 300\mu A \times R_{COMP} \quad (3)$$

The voltage pre-charged V_{AVG_IC} in start-up procedure is fixed internally.

$$V_{ADIM_IC} = 37mV$$




Fig.4 pre-charge scheme in start up

Where $V_{COMP-IC}$ is the pre-charged voltage of COMP pin.

Generally, a big capacitance of C_{COMP} is necessary to achieve high power factor and stabilize the system loop ($1\mu F \sim 4.7\mu F$ recommended).

The voltage pre-charged in start-up procedure can be programmed by R_{COMP} ; On the other hand, larger R_{COMP} can provide larger phase margin for the control loop; A small ceramic capacitor is added to suppress high frequency interruption ($10pF \sim 100pF$ is recommended if necessary)

Shut down

After AC supply or DC BUS is powered off, the energy stored in the BUS capacitor will be discharged. When the auxiliary winding of the transformer can not supply enough energy to VCC pin, V_{VCC} will drop down. Once V_{VCC} is below $V_{VCC-OFF}$, the IC will stop working and V_{COMP} will be discharged to zero.

Primary-side constant-current control

Primary side control is applied to eliminate secondary feedback circuit or opto-coupler, which reduces the circuit cost. The switching waveforms are shown in Fig.5.

The output current I_{OUT} can be represented by,

$$I_{OUT} = \frac{I_{SP}}{2} \times \frac{t_{DIS}}{t_s} \quad (4)$$

Where I_{SP} is the peak current of the secondary side; t_{DIS} is the discharge time of the transformer; t_s is the switching period.

The secondary peak current is related with primary peak current, if the effect of the leakage inductor is neglected.




Fig.5 switching waveforms

$$I_{SP} = N_{PS} \times I_{PP} \quad (5)$$

Where N_{PS} is the turns ratio of primary to secondary of the transformer.

Thus, I_{OUT} can be represented by

$$I_{OUT} = \frac{N_{PS} \times I_{PP}}{2} \times \frac{t_{DIS}}{t_s} \quad (6)$$

The primary peak current I_{PP} and inductor current discharge time t_{DIS} can be detected by ISNS and DEMOVP pin, which is shown in Fig.6. These signals are processed and applied to the negative input of the gain modulator. In static state, the positive and negative inputs are equal.

$$V_{REF} = I_{PP} \times R_s \times \frac{t_{DIS}}{t_s} \times k_1 \quad (7)$$




Fig.6 Output current detection diagram

Finally, the output current I_{OUT} can be represented by

$$I_{OUT} = \frac{V_{REF} \times N_{PS}}{R_S \times 2 \times k_1} \quad (8)$$

Where k_1 is the output current weight coefficient; k_2 is the output modification coefficient; V_{REF} is the internal reference voltage; R_S is the current sense resistor.

k_1 and V_{REF} are all internal constant parameters, I_{OUT} can be programmed by N_{PS} and R_S .

$$R_S = \frac{V_{REF} \times N_{PS}}{I_{OUT} \times 2 \times k_1} \quad (9)$$

Then

$$R_S = \frac{k \times V_{REF} \times N_{PS}}{I_{OUT}}, k = \frac{1}{2k_1} \quad (10)$$

Quasi-Resonant Operation

QR mode operation provides low turn-on switching losses for the converter.




Fig.7 QR mode operation

The voltage across drain and source of the primary MOSFET is reflected by the auxiliary winding of the Flyback transformer. DEMOVP pin detects the voltage across the auxiliary winding by a resistor divider. When the voltage across drain and source of the primary MOSFET is at voltage valley, the MOSFET would be turned on.

CV Mode

When $DIM < 2.5\%$, IC and MCU still need bias power, so,

(1) If Dimming signal is greater than 5.0%, IC always works at CC mode.

(2) If Dimming signal is lower than 2.5%, CV mode is triggered. IC works in CV mode to maintain V_{DEMOVP} nearby $V_{DEMOVP,CV}$ (0.5V). $N_P:N_A$ and R_{DEMOVP} could be adjusted to prevent LED flicker and bias supply enough.




Figure.8 The working process of CV mode

In CV mode,

(1) If V_{DEMOVP} is greater than $V_{DEMOVP,CV}$ (0.5V), IC will sleep for 1.5ms.

(2) After 1.5ms sleep, if V_{DEMOVP} is smaller than $V_{DEMOVP,CV}$, IC will work until V_{DEMOVP} is greater than $V_{DEMOVP,CV}$. During this time, MOSFET turns on by QR and turns off until the ISNS voltage reach 0.05V. The output of CV can be calculated as below:

$$V_{OUT,CV} = 0.5V \times \left(\frac{R_{DEMOVP,U} + R_{DEMOVP,D}}{R_{DEMOVP,D}} \right) \times \frac{N_S}{N_{AUX}}$$

Where, $R_{DEMOVP,U}$ is the upper resistor of DEMOVP pin; $R_{DEMOVP,D}$ is the down resistor of DEMOVP pin; N_S and N_{AUX} are the turns of secondary winding and auxiliary winding separately.

Over Voltage Protection (OVP) & Open LED Protection (OLP)




Fig.9 OVP&OLP

The output voltage is reflected by the auxiliary winding voltage of the Flyback transformer, and both DEMOVP pin and VCC pin provide over voltage protection function. When the load is null or large transient happens, the output voltage will exceed the rated value. When V_{VCC} exceeds V_{VCC_OVP} or V_{DEMOVP} exceeds V_{DEMOVP_OVP} , the over voltage protection is triggered and the IC will discharge V_{VCC} by an internal current source I_{VCC_OVP} . Once V_{VCC} is below V_{VCC_OFF} , the IC will shut down and be charged again by BUS voltage through start up resistor. If the over voltage condition still exists, the system will operate in hiccup mode.

Thus, the turns of the auxiliary winding N_{AUX} and the resistor divider is related with the OVP function.

$$\frac{V_{DEMOVP_OVP}}{V_{OVP}} = \frac{N_{AUX}}{N_S} \times \frac{R_{DEMOVPD}}{R_{DEMOVPD} + R_{DEMOVPU}} \quad (11)$$

$$\frac{V_{VCC_OVP}}{V_{OVP}} \geq \frac{N_{AUX}}{N_S} \quad (12)$$

Where V_{OVP} is the output over voltage specification; $R_{DEMOVPU}$ and $R_{DEMOVPD}$ compose the resistor divider. The turns ratio of N_S to N_{AUX} and the ratio of $R_{DEMOVPU}$ to $R_{DEMOVPD}$ could be induced from equation (11) and (12).

Short Circuit Protection (SCP)

When the output is shorted to ground, the output voltage is clamped to zero. The voltage of the auxiliary winding is proportional to the output winding, so V_{VCC} will drop down without auxiliary winding supply. Once V_{VCC} is below V_{VCC_OFF} , the IC will shut down and be charged again by the BUS voltage through the start up resistor. If the short circuit condition still exists, the system will operate in hiccup mode.

In order to guarantee SCP function not effected by voltage spike of auxiliary winding, a filter resistor R_{AUX} is needed (10Ω typically) shown in Fig.9.

Line regulation modification

The IC provides line regulation modification function to improve line regulation performance.

Due to the sample delay of ISNS pin and other internal delay, the output current increases with increasing input BUS line voltage. A small compensation voltage ΔV_{ISNS-C} is added to ISNS pin during ON time to improve such

performance. This ΔV_{ISNS-C} is adjusted by the upper resistor of the divider connected to DEMOVP pin.

$$\Delta V_{ISNS-C} = V_{BUS} \times \frac{N_{AUX}}{N_P} \times \frac{1}{R_{DEMOVPU}} \times k_2 \quad (13)$$

Where $R_{DEMOVPU}$ is the upper resistor of the divider ; k_2 is an internal constant as the modification coefficient.

The compensation is mainly related with $R_{DEMOVPU}$, larger compensation is achieved with smaller $R_{DEMOVPU}$. Normally, R_{DEMOVP} ranges from 100kΩ~1MΩ.

Then $R_{DEMOVPD}$ can be selected by,

$$\frac{\frac{V_{DEMOVP_OVP}}{V_{OUT}} \times \frac{N_S}{N_{AUX}}}{1 - \frac{V_{DEMOVP_OVP}}{V_{OUT}} \times \frac{N_S}{N_{AUX}}} \times R_{DEMOVPU} > R_{DEMOVPD} \quad (14),$$

And,

$$R_{DEMOVPD} \geq \frac{\frac{V_{DEMOVP_OVP}}{V_{OVP}} \times \frac{N_S}{N_{AUX}}}{1 - \frac{V_{DEMOVP_OVP}}{V_{OVP}} \times \frac{N_S}{N_{AUX}}} \times R_{DEMOVPU} \quad (15)$$

Where V_{OVP} is the output over voltage protection specification; V_{OUT} is the rated output voltage; $R_{DEMOVPU}$ is the upper resistor of the divider; N_S and N_{AUX} are the turns of secondary winding and auxiliary winding separately.

Dimming Mode

SY22645 supports analog dimming.

In Analog dimming mode, SY22645 is compatible with two dimming signal: DIM dimming signal and 0-1.5V dimming signal, the output current is regulated by the voltage on AVG pin.

If the dimming signal is DIM signal, it is given to DIM pin. DIM pin detects DIM signal by the current through this pin. When DIM signal is higher than V_{DIM_ON} , the dimming signal is sensed as high logic level, and AVG pin is pulled up to 1.5V by a 10kΩ resistor; when DIM signal is lower than V_{DIM_OFF} , the dimming signal is sensed as low logic level, and AVG pin is pulled down to GND by a 10kΩ resistor. The duty cycle of the dimming signal D_{DIM} is reflected by the voltage on AVG pin V_{AVG} .

$$V_{AVG} = D_{DIM} \times 1.5V$$

When V_{AVG} is lower than 0.0375V (D_{DIM} is 2.5%), the output current is zero; When V_{AVG} is from $V_{AVG,ON}$ to 0.075V (D_{DIM} is from 2.5% to 5%), the output current is 5.5% of rated output current; When V_{AVG} is higher than 1.35V (D_{DIM} is over 90.0%), the output current is 100.0% of rated output current; When V_{AVG} is in the range from 0.075V to 1.35V (D_{DIM} is from 5.0% to 90.0%), I_{OUT} increases with D_{DIM} linearly from 5.5% to 100.0% of rated output current.

The dimming curve between output current I_{OUT} and DIM duty of dimming signal is shown as below.




Fig.10 Dimming curve of analog dimming

A capacitor C_{AVG} need be connected across AVG and GND pin to obtain a smooth voltage waveform of the dimming signal duty cycle. C_{AVG} is selected by (<1uF typically)

$$C_{ADIM} \geq \frac{10^{-3}}{f_{DIM}} \text{ F} \cdot \text{Hz} \quad (16)$$

f_{DIM} is the frequency of DIM dimming signal.

If the dimming signal is analog voltage, the dimming signal is given to AVG pin directly. DIM pin should be pulled down to GND.




Fig.11 Connection of Analog dimming with 0-1.5V dimming signal

SY22645 also supports phase cut dimming.

In phase cut dimming application, SY22645 works in open loop mode, output current is limited by $V_{ISNS,MAX}$ and $T_{ON,MAX}$.




Fig.12 Output current control

For better compatibility and efficiency, ative damper circuit is needed while working with leading dimmer.




Fig.13 Active damper circuit

Power Device Design

MOSFET and Diode

When the operation condition is with maximum input voltage and full load, the voltage stress of MOSFET and secondary power diode is maximized;

$$V_{MOS_DS_MAX} = \sqrt{2}V_{AC_MAX} + N_{PS} \times (V_{OUT} + V_{D_F}) + \Delta V_s \quad (19)$$

$$V_{D_R_MAX} = \frac{\sqrt{2}V_{AC_MAX}}{N_{PS}} + V_{OUT} \quad (20)$$

Where V_{AC_MAX} is maximum input AC RMS voltage; N_{PS} is the turns ratio of the Flyback transformer; V_{OUT} is the rated output voltage; V_{D_F} is the forward voltage of secondary power diode; ΔV_s is the overshoot voltage clamped by RCD snubber during OFF time.

When the operation condition is with minimum input voltage and full load, the current stress of MOSFET and power diode is maximized.

$$I_{MOS_PK_MAX} = I_{P_PK_MAX} \quad (21)$$

$$I_{MOS_RMS_MAX} = I_{P_RMS_MAX} \quad (22)$$

$$I_{D_PK_MAX} = N_{PS} \times I_{P_PK_MAX} \quad (23)$$

$$I_{D_AVG} = I_{OUT} \quad (24)$$

Where $I_{P_PK_MAX}$ and $I_{P_RMS_MAX}$ are maximum primary peak current and RMS current, which will be introduced later.

Transformer (N_{PS} and L_M)

N_{PS} is limited by the electrical stress of the power MOSFET:

$$N_{PS} \leq \frac{V_{MOS(BR)DS} \times 90\% - \sqrt{2}V_{AC_MAX} - \Delta V_S}{V_{OUT} + V_{D,F}} \quad (25)$$

Where $V_{MOS(BR)DS}$ is the breakdown voltage of the power MOSFET.

In Quasi-Resonant mode, each switching period cycle t_s consists of three parts: current rising time t_1 , current falling time t_2 and quasi-resonant time t_3 shown in Fig.12.




Fig.14 switching waveforms

The system operates in the constant on time mode to achieve high power factor. The ON time increases with

the input AC RMS voltage decreasing and the load increasing. When the operation condition is with minimum input AC RMS voltage and full load, the ON time is maximized. On the other hand, when the input voltage is at the peak value, the OFF time is maximized. Thus, the minimum switching frequency f_{S_MIN} happens at the peak value of input voltage with minimum input AC RMS voltage and maximum load condition; Meanwhile, the maximum peak current through MOSFET and the transformer happens.

Once the minimum frequency f_{S_MIN} is set, the inductance of the transformer could be induced. The design flow is shown as below:

(a) Select N_{PS}

$$N_{PS} \leq \frac{V_{MOS(BR)DS} \times 90\% - \sqrt{2}V_{AC_MAX} - \Delta V_S}{V_{OUT} + V_{D,F}} \quad (26)$$

(b) Preset minimum frequency f_{S_MIN}

(c) Compute relative t_s , t_1 (t_3 is omitted to simplify the design here)

$$t_s = \frac{1}{f_{S_MIN}} \quad (27)$$

$$t_1 = \frac{t_s \times N_{PS} \times (V_{OUT} + V_{D,F})}{\sqrt{2}V_{AC_MIN} + N_{PS} \times (V_{OUT} + V_{D,F})} \quad (28)$$

(d) Design inductance L_M

$$L_M = \frac{V_{AC_MIN}^2 \times t_1^2 \times \eta}{2P_{OUT} \times t_s} \quad (29)$$

(e) Compute t_3

$$t_3 = \pi \times \sqrt{L_M \times C_{Drain}} \quad (30)$$

Where C_{Drain} is the parasitic capacitance at drain of MOSFET.

(f) Compute primary maximum peak current $I_{P_PK_MAX}$ and RMS current $I_{P_RMS_MAX}$ for the transformer fabrication.

$$I_{P_PK_MAX} = \frac{2P_{OUT} \times \left[\frac{L_M}{\sqrt{2}V_{AC_MIN}} + \frac{L_M}{N_{PS} \times (V_{OUT} + V_{D,F})} \right]}{L_M \times \eta} + \frac{\sqrt{4P_{OUT}^2 \times \left[\frac{L_M}{\sqrt{2}V_{AC_MIN}} + \frac{L_M}{N_{PS} \times (V_{OUT} + V_{D,F})} \right]^2 + 4L_M \times \eta \times P_{OUT} \times t_3}}{L_M \times \eta} \quad (31)$$

Where η is the efficiency; P_{OUT} is rated full load power

Adjust t_1 and t_3 to t_1' and t_3' considering the effect of t_3

$$t_3' = \frac{\eta \times L_M \times I_{P_PK_MAX}^2}{4P_{OUT}} \quad (32)$$

$$t_1' = \frac{L_M \times I_{P_PK_MAX}}{\sqrt{2}V_{AC_MIN}} \quad (33)$$

$$I_{P_RMS_MAX} \approx \sqrt{\frac{t_1'}{6t_3'}} \times I_{P_PK_MAX} \quad (34)$$

(g) Compute secondary maximum peak current $I_{S_PK_MAX}$ and RMS current $I_{S_RMS_MAX}$ for the transformer fabrication.

$$I_{S_PK_MAX} = N_{PS} \times I_{P_PK_MAX} \quad (35)$$

$$t_2' = t_3' - t_1' - t_3 \quad (36)$$

$$I_{S_RMS_MAX} \approx \sqrt{\frac{t_2'}{6t_3'}} \times I_{S_PK_MAX} \quad (37)$$

Transformer design (N_P, N_S, N_{AUX})

The design of the transformer is similar with ordinary Flyback transformer. The parameters below are necessary:

Necessary parameters	
Turns ratio	N_{PS}
Inductance	L_M
Primary maximum current	$I_{P_PK_MAX}$
Primary maximum RMS current	$I_{P_RMS_MAX}$
Secondary maximum RMS current	$I_{S_RMS_MAX}$

The design rules are as followed:

(a) Select the magnetic core style, identify the effective area A_e .

(b) Preset the maximum magnetic flux ΔB

$$\Delta B = 0.22 \sim 0.26T$$

(c) Compute primary turn N_P

$$N_P = \frac{L_M \times I_{P_PK_MAX}}{\Delta B \times A_e} \quad (38)$$

(d) Compute secondary turn N_S

$$N_S = \frac{N_P}{N_{PS}} \quad (39)$$

(e) Compute auxiliary turn N_{AUX}

$$N_{AUX} = N_S \times \frac{V_{VIN}}{V_{OUT}} \quad (40)$$

Where V_{VCC} is the working voltage of VCC pin (12V~15V is recommended).

(f) Select an appropriate wire diameter

With $I_{P_RMS_MAX}$ and $I_{S_RMS_MAX}$, select appropriate wire to make sure the current density ranges from 4A/mm² to 10A/mm².

(g) If the winding area of the core and bobbin is not enough, reselect the core style, go to (a) and redesign the transformer until the ideal transformer is achieved.

Output capacitor C_{OUT}

Preset the output current ripple ΔI_{OUT} , C_{OUT} is induced by

$$C_{OUT} = \frac{\sqrt{\left(\frac{2I_{OUT}}{\Delta I_{OUT}}\right)^2 - 1}}{4\pi f_{AC} R_{LED}} \quad (41)$$

Where I_{OUT} is the rated output current; ΔI_{OUT} is the demanded current ripple; f_{AC} is the input AC supply frequency; R_{LED} is the equivalent series resistor of the LED load.

RCD snubber for MOSFET

The power loss of the snubber P_{RCD} is evaluated first

$$P_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D_F}) + \Delta V_S}{\Delta V_S} \times \frac{L_K}{L_M} \times P_{OUT} \quad (42)$$

Where N_{PS} is the turns ratio of the Flyback transformer; V_{OUT} is the output voltage; V_{D_F} is the forward voltage of the power diode; ΔV_S is the overshoot voltage clamped by RCD snubber; L_K is the leakage inductor; L_M is the inductance of the Flyback transformer; P_{OUT} is the output power.

The R_{RCD} is related with the power loss:

$$R_{RCD} = \frac{(N_{PS} \times (V_{OUT} + V_{D_F}) + \Delta V_S)^2}{P_{RCD}} \quad (43)$$

The C_{RCD} is related with the voltage ripple of the snubber ΔV_{C-RCD} :


$$C_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D_F}) + \Delta V_S}{R_{RCD} f_S \Delta V_{C-RCD}} \quad (44)$$

Layout

(a) To achieve better EMI performance and reduce line frequency ripples, the output of the bridge rectifier should be connected to the BUS line capacitor first, then to the switching circuit.

(b) The circuit loop of all switching circuit should be kept small: primary power loop, secondary loop and auxiliary power loop.

(c) The connection of ground is recommended as:



Ground ①: ground of BUS line capacitor

Ground ②: ground of bias supply capacitor and GND pin

Ground ③: ground node of auxiliary winding

Ground ④: ground of signal trace except GND pin

Ground ⑤: primary ground node of Y capacitor.

Ground ⑥: ground node of current sample resistor.

(d) Bias supply trace should be connected to the bias supply capacitor first instead of GND pin. The bias supply capacitor should be put beside the IC.

(f) Loop of 'Source pin – current sample resistor – GND pin' should be kept as small as possible.

(f) The resistor divider is recommended to be put beside the IC.

Design Example

A design example of typical application is shown below step by step.

#1. Identify design specification

Design Specification			
V _{AC(RMS)}	90V~264V	V _{OUT}	38V
I _{OUT}	320mA	η	87%

#2. Transformer design (N_{PS}, L_M)

Refer to Power Device Design

Conditions			
V _{AC,MIN}	90V	V _{AC-MAX}	264V
ΔV _S	50V	V _{MOS-(BR)DS}	600V
P _{OUT}	12W	V _{D,F}	1V
C _{Drain}	100pF	f _{S-MIN}	75kHz

(a) Compute turns ratio N_{PS} first

$$\begin{aligned}
 N_{PS} &\leq \frac{V_{MOS-(BR)DS} \times 90\% - \sqrt{2} V_{AC-MAX} - \Delta V_S}{V_{OUT} + V_{D,F}} \\
 &= \frac{600V \times 0.9 - \sqrt{2} \times 264V - 50V}{38V + 1V} \\
 &= 2.99
 \end{aligned}$$

N_{PS} is set to

$$N_{PS} = 2.67$$

(b) f_{S,MIN} is preset

$$f_{S-MIN} = 75kHz$$

(c) Compute the switching period t_S and ON time t₁ at the peak of input voltage.

$$t_S = \frac{1}{f_{S-MIN}} = 13.3\mu s$$

$$\begin{aligned}
 t_1 &= \frac{t_S \times N_{PS} \times (V_{OUT} + V_{D,F})}{\sqrt{2} V_{AC-MIN} + N_{PS} \times (V_{OUT} + V_{D,F})} \\
 &= \frac{13.3\mu s \times 2.67 \times (38V + 1V)}{\sqrt{2} \times 90V + 2.67 \times (38V + 1V)} \\
 &= 6\mu s
 \end{aligned}$$

(d) Compute the inductance L_M



$$\begin{aligned} L_M &= \frac{V_{AC_MIN}^2 \times t_1^2 \times \eta}{2P_{OUT} \times t_s} \\ &= \frac{90V^2 \times 6\mu s^2 \times 0.87}{2 \times 12W \times 13.3\mu s} \\ &= 780\mu H \end{aligned}$$

Set

$$L_M = 750\mu H$$

(e) Compute the quasi-resonant time t_3

$$\begin{aligned} t_3 &= \pi \times \sqrt{L_M \times C_{Drain}} \\ &= \pi \times \sqrt{750\mu H \times 100pF} \\ &= 860ns \end{aligned}$$

(f) Compute primary maximum peak current $I_{P_PK_MAX}$

$$\begin{aligned} I_{P_PK_MAX} &= \frac{2P_{OUT} \times \left[\frac{L_M}{\sqrt{2}V_{AC_MIN}} + \frac{L_M}{N_{PS} \times (V_{OUT} + V_{D_F})} \right]}{L_M \times \eta} \\ &\quad + \frac{\sqrt{4P_{OUT}^2 \times \left[\frac{L_M}{\sqrt{2}V_{AC_MIN}} + \frac{L_M}{N_{PS} \times (V_{OUT} + V_{D_F})} \right]^2 + 4L_M \times \eta \times P_{OUT} \times t_3}}{L_M \times \eta} \\ &= 1.038A \end{aligned}$$

Adjust switching period t_s and ON time t_1 to t'_s and t'_1 .

$$\begin{aligned} t'_s &= \frac{\eta \times L_M \times I_{P_PK_MAX}^2}{4P_{OUT}} \\ &= \frac{0.87 \times 750\mu H \times 1.038A^2}{4 \times 12W} \\ &= 14.45\mu s \end{aligned}$$

$$\begin{aligned} t'_1 &= \frac{L_M \times I_{P_PK_MAX}}{\sqrt{2}V_{AC_MIN}} \\ &= \frac{750\mu H \times 1.038A}{\sqrt{2} \times 90V} \\ &= 6.12\mu s \end{aligned}$$

Compute primary maximum RMS current $I_{P_RMS_MAX}$

$$I_{P_RMS_MAX} \approx \sqrt{\frac{t'_1}{6t'_s}} \times I_{P_PK_MAX} = \sqrt{\frac{6.12\mu s}{6 \times 14.45\mu s}} \times 1.038A = 0.289A$$

(g) Compute secondary maximum peak current and the maximum RMS current.

$$I_{S_PK_MAX} = N_{PS} \times I_{P_PK_MAX} = 2.67 \times 1.038A = 2.77A$$

$$t'_2 = t'_s - t'_1 - t_3 = 14.45\mu s - 6.12\mu s - 0.86\mu s = 7.47\mu s$$

$$I_{S,RMS_MAX} \approx \sqrt{\frac{t'_2}{6t'_s}} \times I_{S_PK_MAX} = \sqrt{\frac{7.47\mu s}{6 \times 14.45\mu s}} \times 2.77A = 0.81A$$

#3. Select power MOSFET and secondary power diode

Refer to Power Device Design

Known conditions at this step			
V_{AC_MAX}	264V	N_{PS}	2.67
V_{OUT}	38V	V_{D_F}	1V
ΔV_S	50V	η	87%

(a) Compute the voltage and the current stress of MOSFET:

$$\begin{aligned} V_{MOS_DS_MAX} &= \sqrt{2}V_{AC_MAX} + N_{PS} \times (V_{OUT} + V_{D_F}) + \Delta V_S \\ &= \sqrt{2} \times 264V + 2.67 \times (38V + 1V) + 50V \\ &= 527V \end{aligned}$$

$$I_{MOS_PK_MAX} = I_{P_PK_MAX} = 1.038A$$

$$I_{MOS_RMS_MAX} = I_{P_RMS_MAX} = 0.289A$$

(b) Compute the voltage and the current stress of secondary power diode

$$\begin{aligned} V_{D_R_MAX} &= \frac{\sqrt{2}V_{AC_MAX}}{N_{PS}} + V_{OUT} \\ &= \frac{\sqrt{2} \times 264V}{2.67} + 38V \\ &= 178V \end{aligned}$$

$$I_{D_PK_MAX} = N_{PS} \times I_{P_PK_MAX} = 2.67 \times 1.038A = 2.77A$$

$$I_{D_AVG} = I_{OUT} = 0.32A$$

#4. Select the output capacitor C_{OUT}

Refer to Power Device Design

Conditions			
I_{OUT}	320mA	ΔI_{OUT}	$0.3I_{OUT}$
f_{AC}	50Hz	R_{LED}	$12 \times 1.6\Omega$

The output capacitor is



$$C_{OUT} = \frac{\sqrt{\left(\frac{2I_{OUT}}{\Delta I_{OUT}}\right)^2 - 1}}{4\pi f_{AC} R_{LED}}$$

$$= \frac{\sqrt{\left(\frac{2 \times 0.32A}{0.3 \times 0.32A}\right)^2 - 1}}{4\pi \times 50Hz \times 12 \times 1.6\Omega}$$

$$= 546\mu F$$

#5. Design RCD snubber

Refer to Power Device Design

Conditions			
V _{OUT}	38V	ΔV _S	50V
N _{PS}	2.67	L _K /L _M	1%
P _{OUT}	12W		

The power loss of the snubber is

$$P_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D.F}) + \Delta V_S}{\Delta V_S} \times \frac{L_K}{L_M} \times P_{OUT}$$

$$= \frac{2.67 \times (38V + 1V) + 50V}{50V} \times 0.01 \times 12W$$

$$= 0.37W$$

The resistor of the snubber is

$$R_{RCD} = \frac{(N_{PS} \times (V_{OUT} + V_{D.F}) + \Delta V_S)^2}{P_{RCD}}$$

$$= \frac{(2.67 \times (38V + 1V) + 50V)^2}{0.37W}$$

$$= 64k\Omega$$

The capacitor of the snubber is

$$C_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D.F}) + \Delta V_S}{R_{RCD} f_S \Delta V_{C,RCD}}$$

$$= \frac{2.67 \times (38V + 1V) + 50V}{64k\Omega \times 100kHz \times 25V}$$

$$= 1nF$$

#6. Set VCC pin

Refer to **Start up**

Conditions			
V _{BUS-MIN}	90V × 1.414	V _{BUS-MAX}	264V × 1.414
I _{ST}	34μA (typical)	V _{CC-ON}	22V (typical)
I _{VCC-OVP}	2mA (typical)	t _{ST}	500ms (designed by user)

(a) R_{ST} is preset

$$R_{ST} < \frac{V_{BUS}}{I_{ST}} = \frac{90V \times 1.414}{34\mu A} = 3.7M\Omega,$$

$$R_{ST} > \frac{V_{BUS}}{I_{VCC_OVP}} = \frac{264V \times 1.414}{2mA} = 186k\Omega$$

Set R_{ST}

$$R_{ST} = 300k\Omega \times 2 = 600k\Omega$$

(b) Design C_{VCC}

$$C_{VIN} = \frac{\left(\frac{V_{BUS}}{R_{ST}} - I_{ST}\right) \times t_{ST}}{V_{VIN_ON}}$$

$$= \frac{\left(\frac{90V \times 1.414}{600k\Omega} - 34\mu A\right) \times 500ms}{22V}$$

$$= 4\mu F$$

Set C_{VCC}

$$C_{VIN} = 2.2\mu F$$

#7 Set COMP pin

Refer to **Internal pre-charge design for quick start up**

Parameters designed			
R_{COMP}	500 Ω	V_{COMP_IC}	450mV
C_{COMP1}	1 μF	C_{COMP2}	100pF

#8 Set current sense resistor to achieve ideal output current

Refer to **Primary-side constant-current control**

Known conditions at this step			
k	0.167	N_{PS}	2.67
V_{REF}	0.3V	I_{OUT}	0.32A

The current sense resistor is

$$R_s = \frac{k \times V_{REF} \times N_{PS}}{I_{OUT}}$$

$$= \frac{0.167 \times 0.3V \times 2.67}{0.32A}$$

$$= 0.4\Omega$$

#9 set DEMOVP pin

Refer to **Line regulation modification** and **Over Voltage Protection (OVP) & Open Loop Protection (OLP)**

First identify $R_{DEMOVPU}$ need for line regulation.

Known conditions at this step			
K ₂	68		
Parameters Designed			
R _{DEMOVPU}	100kΩ		

Then compute R_{DEMOVPD}

Conditions			
V _{DEMOVP_OVP}	1.42V	V _{OVP}	48V
V _{OUT}	38V		
Parameters designed			
R _{DEMOVPU}	100kΩ		
N _S	21	N _{AUX}	17

$$\frac{N_S}{N_{AUX}} \leq \frac{V_{OVP}}{3 \times 13}$$

$$= \frac{48}{39} = 1.2$$

$$R_{DEMOVPD} < \frac{\frac{V_{DEMOVP_OVP}}{V_{OUT}} \times \frac{N_S}{N_{AUX}}}{1 - \frac{V_{DEMOVP_OVP}}{V_{OUT}} \times \frac{N_S}{N_{AUX}}} \times R_{DEMOVPU}$$

$$= \frac{\frac{1.5V}{38V} \times \frac{21}{17}}{1 - \frac{1.5V}{38V} \times \frac{21}{17}} \times 200k\Omega$$

$$= 10.2k\Omega$$

R_{DEMOVPD} is set to

$$R_{DEMOVPD} = 10k\Omega$$


#10 set AVG pin

$$C_{ADIM} = \frac{1.0 \times 10^{-3}}{f_{PWM}} F \times Hz = \frac{1.0 \times 10^{-3}}{f_{PWM}} F \times Hz = 1\mu F$$


Hence C_{AVG} is set to

$$C_{ADIM} = 1\mu F$$


#11 final result




SO8 Package outline & PCB layout design




Top view



Side view



Front view




**Recommended Pad Layout
(Reference only)**

Notes: All dimension in millimeter and exclude mold flash & metal burr.


Taping & Reel Specification

1. Taping orientation for packages (SO8)



Feeding direction →

2. Carrier Tape & Reel specification for packages



Package type	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
SO8	12	8	13"	400	400	2500

Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
November 12,2020	Revision 0.9	Initial Release

IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
2. **Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
5. **Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
6. **No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2020 Silergy Corp.

All Rights Reserved.