


### SY22645 Single Stage Flyback and PFC Controller with Primary Side Control for LED Lighting and Multiple Dimming Mode Option

## **General Description**

The SY22645 is a single stage Flyback and PFC controller targeting at LED Dimming applications, which can achieve up to 5.5% dimming level and high precision for all loading range. It is a primary side controller without applying any secondary feedback circuit for low cost, and drives the converter in the quasi-resonant mode to achieve higher efficiency. It keeps the converter in constant on time operation to achieve high power factor.

# **Ordering Information**



Ordering Number	Package type	Note
SY22645FAC	SO8	

### Features

- 5.5%~100% Dimming Range.
- CV Mode for Bias Supply at <2.5% Dimming Signal.
- Primary Side Control Eliminates the Opto-coupler.
- Valley Turn-on of the Primary MOSFET to Achieve Low Switching Losses
- 300mV Primary Current Sense Voltage Leads to A Lower Sense Resistance thus A Lower Conduction Loss.
- Internal High Current MOSFET Driver: 0.20A Sourcing and 0.65A Sinking
- Low Start up Current: 34µA Typical
- Reliable Short LED and Open LED Protection
- Power Factor >0.90 with Single-stage Conversion.(Analog Dimming Only)
- RoHS Compliant and Halogen Free
- Compact Package: SO8

# Applications

• LED Dimming




Figure1a. Analog dimming with PWM signal input






Figure.1b Analog dimming with Analog signal input




Figure.1c Actual curve of analog dimming with PWM Signal input.







1	C	0	O	1
- ر	Э	U	ð	)

**Top Mark: CEU** xyz (device code: CEU, x=year code, y=week code, z= lot number code)

Pin Name	Pin number	Pin Description	
COMP	1	Loop compensation pin. Connect a RC network across this pin and ground to stabilize the control loop.	
DEMOVP	2	Inductor current zero-crossing detection pin. This pin receives the auxiliary winding voltage by a resister divider and detects the inductor current zero crossing point. This pin also provides over voltage protection, line regulation modification function and CV detection simultaneously. If the voltage on this pin is above V <sub>DEMOVP,OVP</sub> , the IC would enter over voltage protection mode. Good line regulation can be achieved by adjusting the upper resistor of the divider.	
ISNS	3	Current sense pin. Connect this pin to the source of the primary switch. Connect the sense resistor across the source of the primary switch and the GND pin. (current sense resister $R_s$ : $R_s = k \frac{V_{REF} \times N_{PS}}{I_{OUT}}$ , k=0.167)	
GND	4	Ground pin	
DRV	5	Gate driver pin. Connect this pin to the gate of primary MOSFET.	
VCC	6	Power supply pin. This pin also provides output over voltag protection along with DEMOVP pin.	
AVG	7	Bypass this pin to GND with enough capacitance to hold on internal voltage reference.	
DIM	8	Dimming input pin, this pin detects the PWM dimming signal	



#### COMP VCC ISNS UVLO $V_{\mathsf{REF}}$ Io Estimator &BIAS Gm PWM Logic & Driver O\_\_\_\_\_ V<sub>REF</sub> DRV GND VISEN,MAX O Valley Detect DEMOVP OVP CV mode Buffer DIM DIM VREE Control AVG

Figure.2 Block Diagram

# Absolute Maximum Ratings (Note 1)

VCC, DRV	
Supply current I <sub>VCC</sub>	7mA
DIM	
ADIM, DEMOVP	
ISNS, COMP	
Power Dissipation, @ T <sub>A</sub> = 25°C SO8	1.1W
Package Thermal Resistance (Note 2)	
$SO8, \theta_{JA}$	88°C/W
$SO8, \theta_{JC}$	45°C/W
Junction Temperature Range	40°C to 150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	

# Recommended Operating Conditions (Note 3)

	-	0				
VCC, DRV		{	3.5	√~2	20	V



5

### **Electrical Characteristics**

(VCC = 12V (Note 3),  $T_A = 25^{\circ}C$  unless otherwise specified)

		Min	Tvp	Max	Unit
~			-7F		
V <sub>VCC_ON</sub>		19.5	21.0	22.5	V
V <sub>VCC_OFF</sub>		6.7	7.3	8.0	V
V <sub>VCC_OVP</sub>			V <sub>VCC_ON</sub> +4.0		V
I <sub>ST</sub>	V <sub>VCC</sub> <v<sub>VCC_ON</v<sub>	24	34	46	μA
<u>.</u>				<u> </u>	
V <sub>REF</sub>		294	300	306	mV
V <sub>ISNS_MAX</sub>		400	450	500	mV
				1	
V <sub>Demovp_OVF</sub>	p	1.43	1.50	1.57	V
V <sub>Gate</sub>		9	12	15	V
I <sub>SOURCE</sub>		150	200	250	mA
I <sub>SINK</sub>		500	650	800	mA
T <sub>ON_MAX</sub>	V <sub>COMP</sub> =2.7V		9.0		μs
T <sub>ON_MIN</sub>			450		ns
T <sub>OFF_MAX</sub>			120		μs
$T_{OFF\_MIN}$			1.6		μs
F <sub>MAX</sub>			120		kHz
V <sub>AVG_ON</sub>		62	75	88	mV
V <sub>AVG_OFF</sub>		28	38	48	mV
T <sub>FB</sub>			150		°C
T <sub>SD</sub>			160		°C
ıI		I	1	ı – – – – – – – – – – – – – – – – – – –	
V <sub>DIM ON</sub>				1.2	V
V <sub>DIM_OFF</sub>		0.5			V
	Symbol Vvcc_on Vvcc_off Vvcc_ovp Ist Vref Vref Vref Vref Vref Vref Source Isou	Vvcc_ON         Vvcc_OFF         Vvcc_OVP         Ist       Vvcc <vvcc_on< td="">         Vstat         Vref         Vstat         Varef         Voemovp_OVP         Vavg_ON         Vavg_ON         Vavg_OFF         TFB         TsD         VDIM_ON</vvcc_on<>	Symbol         Test Conditions         Min           Vvcc_ON         19.5           Vvcc_OFF         6.7           Vvcc_OVP         1           Ist         Vvcc <vvcc_on< td="">         24           VREF         294         294           VISNS_MAX         400         400           VDemovp_OVP         1.43         400           VGate         9         150           ISNK         500         500           Ton_MAX         VCOMP=2.7V         100           TorF_MAX         70         62           VAVG_ON         62         28           TFB         28         75D</vvcc_on<>	Symbol         Test Conditions         Min         Typ           VvCC_ON         19.5         21.0           VvCC_OFF         6.7         7.3           VvCC_OVP         VvCC_ON         24           Ist         VvCC_VVCC_ON         24           VREF         294         300           VISNS_MAX         400         450           VGate         9         12           ISOURCE         150         200           ISINK         500         650           TON_MAX         VCOMP=2.7V         9.0           TON_MAX         VCOMP=2.7V         9.0           TON_MAX         VCOMP=2.7V         9.0           TON_MIN         450         120           VOFF_MAX         120         120           VAVG_OFF         28         38           TFB         150         160           VDIM_ON         160         160	Symbol         Test Conditions         Min         Typ         Max           VvCC_ON         19.5         21.0         22.5           VvCC_OFF         6.7         7.3         8.0           VvCC_OVP         VvCC_ON+4.0         19.5         21.0         22.5           VvCC_OVP         VvCC_ON+4.0         19.5         24         34         46           VREF         294         300         306         306           VLISNS_MAX         400         450         500           VDemovp_OVP         1.43         1.50         1.57           VGate         9         12         15           ISOURCE         150         200         250           ISINK         500         650         800           TON_MAX         VCOMP=2.7V         9.0         1.450           TOFF_MAX         120         1.0         1.0           TOFF_MAX         120         1.0         1.0           VANG_OFF         28         38         48           TFB         150         160         1.2           VDIM_ON         1.0         1.2         1.2

Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2:  $\Theta_{JA}$  is measured in the natural convection at  $T_A = 25^{\circ}C$  on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2" x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane. Note 3: Increase VCC pin voltage gradually higher than  $V_{VCC,ON}$  voltage then turn down to 15V.



# SY22645

# Operation

The SY22645 is a single stage Flyback and PFC controller targeting at LED lighting applications with dimming function.

The Device provides primary side control to eliminate the opto-couplers or the secondary feedback circuits, which would cut down the cost of the system.

High power factor is achieved by constant on operation mode, with which the control scheme and the circuit structure are both simple.

SY22645 is compatible with analog dimming and DIM dimming for different application.

In order to reduce the switching losses and improve EMI performance, Quasi-Resonant switching mode is applied, which means to turn on the power MOSFET at voltage valley; the start up current of SY22645 is rather small (34  $\mu$  A typically) to reduce the standby power loss further; the maximum switching frequency is clamped to 120kHz to reduce switching losses and improve EMI performance when the converter is operated at light load condition.

SY22645 provides reliable protections such as Short Circuit Protection (SCP), Open LED Protection (OLP), Over Temperature Protection (OTP), etc.

SY22645 is available with SO8 package.

### **Applications Information**

#### <u>Start up</u>

After AC supply or DC BUS is powered on, the capacitor  $C_{VCC}$  across VCC and GND pin is charged up by BUS voltage through a start up resistor  $R_{ST}$ . Once  $V_{VCC}$  rises up to  $V_{VCC-ON}$ , the internal blocks start to work.  $V_{VCC}$  will be pulled down by internal consumption of IC until the auxiliary winding of transformer could supply enough energy to maintain  $V_{VCC}$  above  $V_{VCC-OFF}$ .

The whole start up procedure is divided into four sections shown in Fig.3.  $t_{\rm STC}$  is the  $C_{\rm VCC}$  charged up section, and  $t_{\rm STO}$  is the output voltage built-up section. The start up time  $t_{\rm ST}$  composes of  $t_{\rm STC}$  and  $t_{\rm STO}$ , and usually  $t_{\rm STO}$  is much smaller than  $t_{\rm STC}$ .

P1 is fast start-up stage, which will help to create output voltage quickly. After P1, if  $V_{AVG}$  is less than  $V_{AVG,ON}$ , IC enter into CV mode. When  $V_{AVG}$  is charge by DIM and larger than  $V_{AVG,ON}$ , IC works in constant ont time mode.




Fig.3 Start up

The start up resistor  $R_{\text{ST}}$  and  $C_{\text{VCC}}$  are designed by rules below:

(a) Preset start-up resistor RST, make sure that the current through RST is larger than IST and smaller than 1mA

 $\frac{V_{BUS}}{1mA} < R_{ST} < \frac{V_{BUS}}{I_{ST}}$ (1)

Where  $V_{BUS}$  is the BUS line voltage.

(b) Select  $C_{VCC}$  to obtain an ideal start up time  $t_{ST}$ , and ensure the output voltage is built up at one time.

$$C_{\text{vcc}} = \frac{(\frac{V_{\text{BUS}}}{R_{\text{ST}}} - I_{\text{ST}}) \times t_{\text{ST}}}{V_{\text{vcc}_{\text{ON}}}} (2)$$

(d) If the  $C_{VCC}$  is not big enough to build up the output voltage at one time. Increase  $C_{VCC}$  and decrease  $R_{ST}$ , go back to step (a) and redo such design flow until the ideal start up procedure is obtained.

#### Internal pre-charge design for quick start up

In P3,  $V_{COMP}$  is pre-charged by internal current sources in turn until it is over the initial voltage  $V_{COMP,IC}$ .  $V_{COMP,IC}$  can be programmed by  $R_{COMP}$ . Such design is meant to reduce the start up time shown in Fig.4.

The voltage pre-charged  $V_{\text{COMP\_IC}}$  in start-up procedure can be programmed by  $R_{\text{COMP}}$ 

$$V_{\text{COMP IC}} = 0.9 \text{V} - 300 \mu \text{A} \times \text{R}_{\text{COMP}}(3)$$

The voltage pre-charged  $V_{AVG,IC}$  in start-up procedure is fixed internally.






Fig.4 pre-charge scheme in start up

Where  $V_{\text{COMP-IC}}$  is the pre-charged voltage of COMP pin.

Generally, a big capacitance of  $C_{COMP}$  is necessary to achieve high power factor and stabilize the system loop  $(1\mu F \sim 4.7\mu F$  recommended).

The voltage pre-charged in start-up procedure can be programmed by  $R_{COMP}$ ; On the other hand, larger  $R_{COMP}$ can provide larger phase margin for the control loop; A small ceramic capacitor is added to suppress high frequency interruption (10pF~100pF is recommended if necessary)

#### Shut down

After AC supply or DC BUS is powered off, the energy stored in the BUS capacitor will be discharged. When the auxiliary winding of the transformer can not supply enough energy to VCC pin,  $V_{VCC}$  will drop down. Once  $V_{VCC}$  is below  $V_{VCC-OFF}$ , the IC will stop working and  $V_{COMP}$  will be discharged to zero.

#### Primary-side constant-current control


Primary side control is applied to eliminate secondary feedback circuit or opto-coupler, which reduces the circuit cost. The switching waveforms are shown in Fig.5.

The output current I<sub>OUT</sub> can be represented by,

$$I_{OUT} = \frac{I_{SP}}{2} \times \frac{t_{DIS}}{t_{S}} (4)$$

Where  $I_{SP}$  is the peak current of the secondary side;  $t_{DIS}$  is the discharge time of the transformer;  $t_S$  is the switching period.

The secondary peak current is related with primary peak current, if the effect of the leakage inductor is neglected.



#### Fig.5 switching waveforms

 $I_{SP} = N_{PS} \times I_{PP} (5)$ 

Where  $N_{PS}$  is the turns ratio of primary to secondary of the transformer.

Thus, I<sub>OUT</sub> can be represented by

$$I_{OUT} = \frac{N_{PS} \times I_{PP}}{2} \times \frac{t_{DIS}}{t_s} (6)$$

The primary peak current  $I_{PP}$  and inductor current discharge time  $t_{DIS}$  can be detected by ISNS and DEMOVP pin, which is shown in Fig.6.These signals are processed and applied to the negative input of the gain modulator. In static state, the positive and negative inputs are equal.




Fig.6 Output current detection diagram

Silergy Corp. Confidential-Prepared for Customer Use Only 7 All Rights Reserved.



Finally, the output current IOUT can be represented by

$$I_{OUT} = \frac{V_{REF} \times N_{PS}}{R_{s} \times 2 \times k_{1}} (8)$$

Where  $k_1$  is the output current weight coefficient;  $k_2$  is the output modification coefficient;  $V_{REF}$  is the internal reference voltage;  $R_S$  is the current sense resistor.

 $k_{\rm l}$  and  $V_{\rm REF}$  are all internal constant parameters,  $I_{\rm OUT}$  can be programmed by  $N_{\rm PS}$  and  $R_{\rm S}.$ 


$$Rs = \frac{V_{REF} \times N_{PS}}{I_{OUT} \times 2 \times k_{1}} (9)$$

Then

$$R_{S} = \frac{k \times V_{REF} \times N_{PS}}{I_{OUT}}, k = \frac{1}{2k_{1}} (10)$$

#### **Quasi-Resonant Operation**

QR mode operation provides low turn-on switching losses for the converter.



#### Fig.7 QR mode operation

The voltage across drain and source of the primary MOSFET is reflected by the auxiliary winding of the Flyback transformer. DEMOVP pin detects the voltage across the auxiliary winding by a resistor divider. When the voltage across drain and source of the primary MOSFET is at voltage valley, the MOSFET would be turned on.

#### CV Mode

When DIM<2.5%, IC and MCU still need bias power, so,

(1) If Dimming signal is greater than 5.0%, IC always works at CC mode.

(2) If Dimming signal is lower than 2.5%, CV mode is triggered. IC works in CV mode to maintain  $V_{DEMOVP}$  nearby  $V_{DEMOVP,CV}$  (0.5V). Np:Na and RDEMOVP could be adjusted to prevent LED flicker and bias supply enough.




Figure.8 The working process of CV mode

In CV mode,


(1) If  $V_{DEMOVP}$  is greater than  $V_{DEMOVP,CV}(0.5V)$ , IC will sleep for 1.5ms.

(2) After 1.5mS sleep, if  $V_{DEMOVP}$  is smaller than  $V_{DEMOVP,CV}$ , IC will work until  $V_{DEMOVP}$  is greater than  $V_{DEMOVP,CV}$ . During this time, MOSFET turns on by QR and turns off until the ISNS voltage reach 0.05V. The output of CV can be calculated as below:

$$V_{OUT,CV} = 0.5V \times \left(\frac{R_{DEMOVPU} + R_{DEMOVPD}}{R_{DEMOVPD}}\right) \times \frac{N_s}{N_{AUX}}$$

Where,  $R_{DEMOVPU}$  is the upper resistor of DEMOVP pin;  $R_{DEMOVPD}$  is the down resistor of DEMOVP pin;  $N_S$  and  $N_{AUX}$  are the turns of secondary winding and auxiliary winding separately.

#### Over Voltage Protection (OVP) & Open LED <u>Protection (OLP)</u>





The output voltage is reflected by the auxiliary winding voltage of the Flyback transformer, and both DEMOVP pin and VCC pin provide over voltage protection function. When the load is null or large transient happens, the output voltage will exceed the rated value. When  $V_{VCC}$  exceeds  $V_{VCC,OVP}$  or  $V_{DEMOVP}$  exceeds  $V_{DEMOVP,OVP}$ , the over voltage protection is triggered and the IC will discharge  $V_{VCC}$  by an internal current source  $I_{VCC,OVP}$ . Once  $V_{VCC}$  is below  $V_{VCC,OFF}$ , the IC will shut down and be charged again by BUS voltage through start up resistor. If the over voltage condition still exists, the system will operate in hiccup mode.

Thus, the turns of the auxiliary winding  $N_{AUX}$  and the resistor divider is related with the OVP function.

$$\frac{V_{\text{DEMOVP_OVP}}}{V_{\text{OVP}}} = \frac{N_{\text{AUX}}}{N_{\text{S}}} \times \frac{R_{\text{DEMOVPD}}}{R_{\text{DEMOVPD}}} (11)$$

$$\frac{V_{\text{VCC_OVP}}}{V_{\text{OVP}}} \ge \frac{N_{\text{AUX}}}{N_{\text{S}}} (12)$$

Where  $V_{OVP}$  is the output over voltage specification; R<sub>DEMOVPU</sub> and R<sub>DEMOVPD</sub> compose the resistor divider. The turns ratio of N<sub>s</sub> to N<sub>AUX</sub> and the ratio of R<sub>DEMOVPU</sub> to R<sub>DEMOVPD</sub> could be induced from equation (11) and (12).

#### **Short Circuit Protection (SCP)**

When the output is shorted to ground, the output voltage is clamped to zero. The voltage of the auxiliary winding is proportional to the output winding, so  $V_{VCC}$  will drop down without auxiliary winding supply. Once  $V_{VCC}$  is below  $V_{VCC,OFF}$ , the IC will shut down and be charged again by the BUS voltage through the start up resistor. If the short circuit condition still exists, the system will operate in hiccup mode.

In order to guarantee SCP function not effected by voltage spike of auxiliary winding, a filter resistor  $R_{AUX}$  is needed (10 $\Omega$  typically) shown in Fig.9.

#### Line regulation modification

The IC provides line regulation modification function to improve line regulation performance.

Due to the sample delay of ISNS pin and other internal delay, the output current increases with increasing input BUS line voltage. A small compensation voltage  $\Delta V_{ISEN-C}$  is added to ISEN pin during ON time to improve such

performance. This  $\Delta V_{ISNS-C}$  is adjusted by the upper resistor of the divider connected to DEMOVP pin.

$$\Delta V_{\text{ISEN,C}} = V_{\text{BUS}} \times \frac{N_{\text{AUX}}}{N_{\text{P}}} \times \frac{1}{R_{\text{DEMOVPU}}} \times k_{2} (13)$$

Where  $R_{DEMOVPU}$  is the upper resistor of the divider ;  $k_2$  is an internal constant as the modification coefficient.

The compensation is mainly related with  $R_{DEMOVPU}$ , larger compensation is achieved with smaller  $R_{DEMOVPU}$ . Normally,  $R_{DEMOVP}$  ranges from  $100k\Omega \sim 1M\Omega$ .

Then R<sub>DEMOVPD</sub> can be selected by,

$$\frac{\frac{V_{\text{DEMOVP\_OVP}}}{V_{\text{OUT}}} \times \frac{N_{\text{S}}}{N_{\text{AUX}}}}{1 - \frac{V_{\text{DEMOVP\_OVP}}}{V_{\text{OUT}}} \times \frac{N_{\text{S}}}{N_{\text{AUX}}}} \times R_{\text{DEMOVPU}} > R_{\text{DEMOVPD}} (14),$$

And,

$$R_{\text{DEMOVPD}} \geq \frac{\frac{V_{\text{DEMOVP}_OVP}}{V_{\text{OVP}}} \times \frac{N_s}{N_{\text{AUX}}}}{1 - \frac{V_{\text{DEMOVP}_OVP}}{V_{\text{OVP}}} \times \frac{N_s}{N_{\text{AUX}}}} \times R_{\text{DEMOVPU}} (15)$$

Where  $V_{OVP}$  is the output over voltage protection specification;  $V_{OUT}$  is the rated output voltage;  $R_{DEMOVPU}$  is the upper resistor of the divider;  $N_S$  and  $N_{AUX}$  are the turns of secondary winding and auxiliary winding separately.

### **Dimming Mode**

SY22645 supports analog dimming.

In Analog dimming mode, SY22645 is compatible with two dimming signal: DIM dimming signal and 0-1.5V dimming signal, the output current is regulated by the voltage on AVG pin.

If the dimming signal is DIM signal, it is given to DIM pin. DIM pin detects DIM signal by the current through this pin. When DIM signal is higher than  $V_{DIM,ON}$ , the dimming signal is sensed as high logic level, and AVG pin is pulled up to 1.5V by a 10k $\Omega$  resistor; when DIM signal is lower than  $V_{DIM,OFF}$ , the dimming signal is sensed as low logic level, and AVG pin is pulled down to GND by a 10k $\Omega$  resistor. The duty cycle of the dimming signal D<sub>DIM</sub> is reflected by the voltage on AVG pin V<sub>AVG</sub>.

$$V_{AVG} = D_{DIM} \times 1.5V$$



When  $V_{AVG}$  is lower than 0.0375V (D<sub>DIM</sub> is 2.5%), the output current is zero; When VAVG is from VAVG,ON to 0.075V (D\_{DIM} is from 2.5% to 5%), the output current is 5.5% of rated output current; When  $V_{AVG}$  is higher than 1.35V (D<sub>DIM</sub> is over 90.0%), the output current is 100.0% of rated output current; When  $V_{AVG}$  is in the range from 0.075V to 1.35V (D<sub>DIM</sub> is from 5.0% to 90.0%), I<sub>OUT</sub> increases with D<sub>DIM</sub> linearly from 5.5% to 100.0% of rated output current.

The dimming curve between output current IOUT and DIM duty of dimming signal is shown as below.




Fig.10 Dimming curve of analog dimming

A capacitor CAVG need be connected across AVG and GND pin to obtain a smooth voltage waveform of the dimming signal duty cycle. CAVG is selected by (<1uF typically)

$$C_{ADIM} \ge \frac{10^{-3}}{f_{DIM}} F \cdot H_Z$$
 (16)

f<sub>DIM</sub> is the frequency of DIM dimming signal.

If the dimming signal is analog voltage, the dimming signal is given to AVG pin directly. DIM pin should be pulled down to GND.




Fig.11 Connection of Analog dimming with 0-1.5V dimming signal

SY22645 also supports phase cut dimming.

In phase cut dimming application, SY22645 works in open loop mode, output current is limited by VISNS,MAX and TON\_MAX




Fig.12 Output current control

For better compatibility and efficiency, ative damper circuit is needed while working with leading dimmer.




Fig.13 Ative damper circuit

### **Power Device Design**

#### **MOSFET and Diode**

When the operation condition is with maximum input voltage and full load, the voltage stress of MOSFET and secondary power diode is maximized;

$$V_{\text{MOS}\_DS\_MAX} = \sqrt{2} V_{\text{AC}\_MAX} + N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D}\_F}) + \Delta V_{\text{S}} (19)$$
$$V_{\text{D}\_R\_MAX} = \frac{\sqrt{2} V_{\text{AC}\_MAX}}{N_{\text{PS}}} + V_{\text{OUT}} (20)$$

Where V<sub>AC\_MAX</sub> is maximum input AC RMS voltage;  $N_{PS}$  is the turns ratio of the Flyback transformer;  $V_{OUT}$  is the rated output voltage; V<sub>D\_F</sub> is the forward voltage of secondary power diode;  $\Delta V_S$  is the overshoot voltage clamped by RCD snubber during OFF time.



When the operation condition is with minimum input voltage and full load, the current stress of MOSFET and power diode is maximized.

$$\begin{split} &I_{\text{MOS}\_PK\_MAX} = I_{P\_PK\_MAX} (21) \\ &I_{\text{MOS}\_RMS\_MAX} = I_{P\_RMS\_MAX} (22) \\ &I_{D\_PK\_MAX} = N_{PS} \times I_{P\_PK\_MAX} (23) \\ &I_{D\_AVG} = I_{\text{OUT}} (24) \end{split}$$

Where I<sub>P-PK-MAX</sub> and I<sub>P-RMS-MAX</sub> are maximum primary peak current and RMS current, which will be introduced later.

#### Transformer (NPS and LM)

 $N_{\text{PS}}$  is limited by the electrical stress of the power MOSFET:

$$N_{PS} \leq \frac{V_{\text{MOS}\_(BR)DS} \times 90\% \text{-} \sqrt{2} V_{\text{AC}\_MAX} \text{-} \Delta V_{\text{S}}}{V_{\text{OUT}} \text{+} V_{\text{D}\_F}} (25)$$

Where  $V_{\text{MOS},(\text{BR})\text{DS}}$  is the breakdown voltage of the power MOSFET.

In Quasi-Resonant mode, each switching period cycle  $t_s$  consists of three parts: current rising time  $t_1$ , current falling time  $t_2$  and quasi-resonant time  $t_3$  shown in Fig.12.




Fig.14 switching waveforms

The system operates in the constant on time mode to achieve high power factor. The ON time increases with the input AC RMS voltage decreasing and the load increasing. When the operation condition is with minimum input AC RMS voltage and full load, the ON time is maximized. On the other hand, when the input voltage is at the peak value, the OFF time is maximized. Thus, the minimum switching frequency  $f_{S-MIN}$  happens at the peak value of input voltage with minimum input AC RMS voltage and maximum load condition; Meanwhile, the maximum peak current through MOSFET and the transformer happens.

Once the minimum frequency  $f_{S-MIN}$  is set, the inductance of the transformer could be induced. The design flow is shown as below:

(a)Select N<sub>PS</sub>

$$N_{PS} \leq \frac{V_{MOS\_(BR)DS} \times 90\% - \sqrt{2}V_{AC\_MAX} - \Delta V_{S}}{V_{OUT} + V_{D\_F}}$$
(26)

(b) Preset minimum frequency f<sub>S-MIN</sub>

(c) Compute relative  $t_S$ ,  $t_1$  ( $t_3$  is omitted to simplify the design here)

$$t_{s} = \frac{1}{f_{s_{MIN}}} (27)$$
  
$$t_{1} = \frac{t_{s} \times N_{PS} \times (V_{OUT} + V_{D_{L}F})}{\sqrt{2} V_{AC_{MIN}} + N_{PS} \times (V_{OUT} + V_{D_{L}F})} (28)$$

(d) Design inductance  $L_M$ 

$$L_{\rm M} = \frac{V_{\rm AC\_MIN}^2 \times t_1^2 \times \eta}{2P_{\rm OUT} \times t_{\rm S}}$$
(29)

(e) Compute t<sub>3</sub>

$$t_3 = \pi \times \sqrt{L_M \times C_{\text{Drain}}}$$
 (30)

Where  $C_{\text{Drain}}$  is the parasitic capacitance at drain of MOSFET.

(f) Compute primary maximum peak current  $I_{P\text{-}PK\text{-}MAX}$  and RMS current  $I_{P\text{-}RMS\text{-}MAX}$  for the transformer fabrication.

$$\begin{split} I_{P\_PK\_MAX} = & \frac{2P_{\text{OUT}} \times [\frac{L_{\text{M}}}{\sqrt{2}V_{\text{AC\_MIN}}} + \frac{L_{\text{M}}}{N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D\_F}})}]}{L_{\text{M}} \times \eta} \\ + & \frac{\sqrt{4P_{\text{OUT}}^2 \times [\frac{L_{\text{M}}}{\sqrt{2}V_{\text{AC\_MIN}}} + \frac{L_{\text{M}}}{N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D\_F}})}]^2 + 4L_{\text{M}} \times \eta \times P_{\text{OUT}} \times t_3}}{L_{\text{M}} \times \eta} \end{split}$$



Where  $\eta$  is the efficiency;  $P_{OUT}$  is rated full load power



Adjust  $t_1$  and  $t_S$  to  $t_1$ ' and  $t_S$ ' considering the effect of  $t_3$ 

$$t_{s}^{\prime} = \frac{\eta \times L_{M} \times I_{P\_PK\_MAX}^{2}}{4P_{OUT}} (32)$$

$$t_{1}' = \frac{L_{M} \times I_{P_{P}PK_{MAX}}}{\sqrt{2}V_{AC_{MIN}}}$$
 (33)

$$I_{P\_RMS\_MAX} \approx \sqrt{\frac{t_1'}{6t_S'}} \times I_{P\_PK\_MAX} (34)$$

(g) Compute secondary maximum peak current  $I_{S\text{-}PK\text{-}MAX}$  and RMS current  $I_{S\text{-}RMS\text{-}MAX}$  for the transformer fabrication.

$$I_{s\_PK\_MAX} = N_{PS} \times I_{P\_PK\_MAX} (35)$$
  
$$t_{2}' = t_{s}' - t_{1}' - t_{3} (36)$$
  
$$I_{s\_RMS\_MAX} \approx \sqrt{\frac{t_{2}'}{6t_{s}'}} \times I_{s\_PK\_MAX} (37)$$

#### Transformer design (NP,NS,NAUX)

The design of the transformer is similar with ordinary Flyback transformer. The parameters below are necessary:

Necessary parameters	
Turns ratio	N <sub>PS</sub>
Inductance	L <sub>M</sub>
Primary maximum current	I <sub>P-PK-MAX</sub>
Primary maximum RMS current	I <sub>P-RMS-MAX</sub>
Secondary maximum RMS current	Is-rms-max

The design rules are as followed:


(a) Select the magnetic core style, identify the effective area  $A_{e_{\cdot}}$ 

(b) Preset the maximum magnetic flux  $\Delta B$ 

 $\Delta B=0.22\sim0.26T$ 

(c) Compute primary turn N<sub>P</sub>

$$N_{p} = \frac{L_{M} \times I_{P\_PK\_MAX}}{\Delta B \times A_{e}} (38)$$



$$N_{\rm S} = \frac{N_{\rm P}}{N_{\rm PS}} (39)$$

(e) Compute auxiliary turn N<sub>AUX</sub>

$$N_{AUX} = N_{S} \times \frac{V_{VIN}}{V_{OUT}} (40)$$

Where  $V_{VCC}$  is the working voltage of VCC pin (12V~15V is recommended).

(f) Select an appropriate wire diameter

With  $I_{P\text{-}RMS\text{-}MAX}$  and  $I_{S\text{-}RMS\text{-}MAX},$  select appropriate wire to make sure the current density ranges from  $4A/mm^2$  to  $10A/mm^2$ 

(g) If the winding area of the core and bobbin is not enough, reselect the core style, go to (a) and redesign the transformer until the ideal transformer is achieved.

#### **Output capacitor Cout**

Preset the output current ripple  $\Delta I_{OUT},\,C_{OUT}$  is induced by

$$C_{\rm OUT} = \frac{\sqrt{(\frac{2I_{\rm OUT}}{\Delta I_{\rm OUT}})^2 - 1}}{4\pi f_{\rm AC} R_{\rm LED}} (41)$$

Where  $I_{OUT}$  is the rated output current;  $\Delta I_{OUT}$  is the demanded current ripple;  $f_{AC}$  is the input AC supply frequency;  $R_{LED}$  is the equivalent series resistor of the LED load.

#### **RCD snubber for MOSFET**

The power loss of the snubber P<sub>RCD</sub> is evaluated first

$$P_{\rm RCD} = \frac{N_{\rm PS} \times (V_{\rm OUT} + V_{\rm D_F}) + \Delta V_{\rm S}}{\Delta V_{\rm S}} \times \frac{L_{\rm K}}{L_{\rm M}} \times P_{\rm OUT}$$
(42)

Where  $N_{PS}$  is the turns ratio of the Flyback transformer;  $V_{OUT}$  is the output voltage;  $V_{D-F}$  is the forward voltage of the power diode;  $\Delta V_S$  is the overshoot voltage clamped by RCD snubber;  $L_K$  is the leakage inductor;  $L_M$  is the inductance of the Flyback transformer;  $P_{OUT}$  is the output power.

The  $R_{RCD}$  is related with the power loss:



$$R_{RCD} = \frac{(N_{PS} \times (V_{OUT} + V_{D_{-}F}) + \Delta V_{S})^{2}}{P_{RCD}} (43)$$

The  $C_{\text{RCD}}$  is related with the voltage ripple of the snubber  $\Delta V_{\text{C-RCD}}$ :

$$C_{\rm RCD} = \frac{N_{\rm PS} \times (V_{\rm OUT} + V_{\rm D_{\perp}F}) + \Delta V_{\rm S}}{R_{\rm RCD} f_{\rm S} \Delta V_{\rm C_{\perp}RCD}} (44)$$

### Layout

(a) To achieve better EMI performance and reduce line frequency ripples, the output of the bridge rectifier should be connected to the BUS line capacitor first, then to the switching circuit.

(b) The circuit loop of all switching circuit should be kept small: primary power loop, secondary loop and auxiliary power loop.

(c) The connection of ground is recommended as:

$$3 \leftrightarrow 2 \leftrightarrow 6 \leftrightarrow 1 \leftrightarrow 5$$
  
 $4$ 

Ground ①: ground of BUS line capacitor Ground ②: ground of bias supply capacitor and GND pin

Ground ③: ground node of auxiliary winding

Ground ④: ground of signal trace except GND pin

Ground (5): primary ground node of Y capacitor.

Ground 6: ground node of current sample resistor.

(d) Bias supply trace should be connected to the bias supply capacitor first instead of GND pin. The bias supply capacitor should be put beside the IC.

(f) Loop of 'Source pin – current sample resistor – GND pin' .should be kept as small as possible.

(f) The resistor divider is recommended to be put beside the IC.



A design example of typical application is shown below step by step.

#1. Identify design specification

Design Specification			
V <sub>AC</sub> (RMS)	90V~264V	V <sub>OUT</sub>	38V
I <sub>OUT</sub>	320mA	η	87%

#2. Transformer design (N<sub>PS</sub>, L<sub>M</sub>)

Refer to Power Device Design

Conditions					
V <sub>AC,MIN</sub>	90V	V <sub>AC-MAX</sub>	264V		
$\triangle V_S$	50V	V <sub>MOS-(BR)DS</sub>	600V		
P <sub>OUT</sub>	12W	V <sub>D,F</sub>	1V		
C <sub>Drain</sub>	100pF	f <sub>S-MIN</sub>	75kHz		

(a)Compute turns ratio  $N_{PS}$  first

$$\begin{split} N_{PS} &\leq \frac{V_{MOS\_(BR)DS} \times 90\% - \sqrt{2}V_{AC\_MAX} - \Delta V_{S}}{V_{OUT} + V_{D,F}} \\ &= \frac{600V \times 0.9 - \sqrt{2} \times 264V - 50V}{38V + 1V} \\ &= 2.99 \end{split}$$

 $N_{PS}$  is set to

 $N_{PS} = 2.67$ 

(b)f<sub>S,MIN</sub> is preset

 $f_{S MIN} = 75 kHz$ 

(c) Compute the switching period  $t_S$  and ON time  $t_1$  at the peak of input voltage.

$$\begin{split} t_{s} &= \frac{1}{f_{s\_MIN}} = 13.3 \mu s \\ t_{1} &= \frac{t_{s} \times N_{PS} \times (V_{OUT} + V_{D\_F})}{\sqrt{2} V_{AC\_MIN} + N_{PS} \times (V_{OUT} + V_{D\_F})} \\ &= \frac{13.3 \mu s \times 2.67 \times (38V + 1V)}{\sqrt{2} \times 90V + 2.67 \times (38V + 1V)} \\ &= 6 \mu s \\ \textbf{(d)} \text{ Compute the inductance } L_{M} \end{split}$$

$$L_{M} = \frac{V_{AC_{MIN}}^{2} \times t_{1}^{2} \times \eta}{2P_{OUT} \times t_{s}}$$
$$= \frac{90V^{2} \times 6\mu s^{2} \times 0.87}{2 \times 12W \times 13.3\mu s}$$
$$= 780\mu H$$

SY22645

Set

 $L_{M} = 750 \mu H$ 

(e) Compute the quasi-resonant time t<sub>3</sub>

 $t_{3} = \pi \times \sqrt{L_{M} \times C_{Drain}}$  $= \pi \times \sqrt{750 \mu H \times 100 pF}$ = 860 ns

(f) Compute primary maximum peak current  $I_{P-PK-MAX}$ 

$$\begin{split} I_{P\_PK\_MAX} = & \frac{2P_{\text{OUT}} \times [\frac{L_{\text{M}}}{\sqrt{2}V_{\text{AC\_MIN}}} + \frac{L_{\text{M}}}{N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D\_F}})}]}{L_{\text{M}} \times \eta} \\ & + \frac{\sqrt{4P_{\text{OUT}}^2 \times [\frac{L_{\text{M}}}{\sqrt{2}V_{\text{AC\_MIN}}} + \frac{L_{\text{M}}}{N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D\_F}})}]^2 + 4L_{\text{M}} \times \eta \times P_{\text{OUT}} \times t_3}}{L_{\text{M}} \times \eta} \end{split}$$

Adjust switching period  $t_S$  and ON time  $t_1$  to  $t'_S$  and  $t'_1$ .

$$t'_{s} = \frac{\eta \times L_{M} \times I^{2}_{P_{P}PK_{MAX}}}{4P_{OUT}}$$
$$= \frac{0.87 \times 750 \mu H \times 1.038 A^{2}}{4 \times 12W}$$
$$= 14.45 \mu s$$

$$t_{1}' = \frac{L_{M} \times I_{P_{PK}MAX}}{\sqrt{2}V_{AC_{MIN}}}$$
$$= \frac{750\mu H \times 1.038A}{\sqrt{2} \times 90V}$$
$$= 6.12\mu s$$

Compute primary maximum RMS current IP-RMS-MAX

$$I_{P\_RMS\_MAX} \approx \sqrt{\frac{t_1'}{6t_s'}} \times I_{P\_PK\_MAX} = \sqrt{\frac{6.12\mu s}{6 \times 14.45\mu s}} \times 1.038 A = 0.289 A$$

(g) Compute secondary maximum peak current and the maximum RMS current.

$$I_{s_{PK_{MAX}}} = N_{PS} \times I_{P_{PK_{MAX}}} = 2.67 \times 1.038A = 2.77A$$



 $t_2 = t_8 - t_1 - t_3 = 14.45 \mu s - 6.12 \mu s - 0.86 \mu s = 7.47 \mu s$ 

$$I_{S,RMS,MAX} \approx \sqrt{\frac{t_2'}{6t_s'}} \times I_{S\_PK\_MAX} = \sqrt{\frac{7.47\mu s}{6 \times 14.45\mu s}} \times 2.77A = 0.81A$$

#3. Select power MOSFET and secondary power diode

Refer to Power Device Design

Known conditions at this step					
V <sub>AC-MAX</sub> 264V N <sub>PS</sub> 2.67					
V <sub>OUT</sub>	38V	V <sub>D-F</sub>	1V		
$\Delta V_{S}$	50V	η	87%		

(a) Compute the voltage and the current stress of MOSFET:

$$V_{MOS_{DS}_{MAX}} = \sqrt{2} V_{AC_{MAX}} + N_{PS} \times (V_{OUT} + V_{D_{P}}) + \Delta V_{S}$$
  
=  $\sqrt{2} \times 264V + 2.67 \times (38V + 1V) + 50V$   
= 527V

 $I_{\text{MOS}\_\text{PK}\_\text{MAX}}{=}I_{\text{P}\_\text{PK}\_\text{MAX}}{=}1.038A$ 

 $I_{MOS\_RMS\_MAX} = I_{P\_RMS\_MAX} = 0.289A$ 

(b) Compute the voltage and the current stress of secondary power diode

$$V_{D_{LR,MAX}} = \frac{\sqrt{2}V_{AC_MAX}}{N_{PS}} + V_{OUT}$$
$$= \frac{\sqrt{2} \times 264V}{2.67} + 38V$$
$$= 178V$$

 $I_{D\_PK\_MAX} \!=\!\! N_{PS} \!\times\! I_{P\_PK\_MAX} \!=\!\! 2.67 \!\times\! 1.038A \!\!=\!\! 2.77A$ 


 $I_{D AVG} = I_{OUT} = 0.32A$ 

#4. Select the output capacitor  $C_{OUT}$ 

Refer to Power Device Design

Conditions			
Iout	320mA	$\Delta I_{OUT}$	0.3I <sub>OUT</sub>
f <sub>AC</sub>	50Hz	R <sub>LED</sub>	$12 \times 1.6\Omega$

The output capacitor is



SY22645

#5. Design RCD snubber

Refer to Power Device Design

Conditions					
V <sub>OUT</sub>	38V	$\Delta V_{S}$	50V		
N <sub>PS</sub>	2.67	$L_{\rm K}/L_{\rm M}$	1%		
P <sub>OUT</sub>	12W				

The power loss of the snubber is

$$P_{\text{RCD}} = \frac{N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D}_{\text{L}}\text{F}}) + \Delta V_{\text{S}}}{\Delta V_{\text{S}}} \times \frac{L_{\text{K}}}{L_{\text{M}}} \times P_{\text{OUT}}$$
$$= \frac{2.67 \times (38V + 1V) + 50V}{50V} \times 0.01 \times 12W$$
$$= 0.37W$$

The resistor of the snubber is

$$R_{RCD} = \frac{(N_{PS} \times (V_{OUT} + V_{D_{-}F}) + \Delta V_{S})^{2}}{P_{RCD}}$$
$$= \frac{(2.67 \times (38V + 1V) + 50V)^{2}}{0.37W}$$
$$= 64k\Omega$$

The capacitor of the snubber is


$$C_{\text{RCD}} = \frac{N_{\text{PS}} \times (V_{\text{OUT}} + V_{\text{D}_{-}F}) + \Delta V_{\text{S}}}{R_{\text{RCD}} f_{\text{S}} \Delta V_{\text{C}_{-\text{RCD}}}}$$
$$= \frac{2.67 \times (38V + 1V) + 50V}{64 k\Omega \times 100 \text{ kHz} \times 25V}$$
$$= 1 \text{nF}$$

#6. Set VCC pin Refer to <u>Start up</u>

Conditions			
V <sub>BUS-MIN</sub>	$90V \times 1.414$	V <sub>BUS-MAX</sub>	$264V \times 1.414$
I <sub>ST</sub>	34µA (typical)	VCC-ON	22V (typical)
Ivcc-ovp	2mA (typical)	t <sub>ST</sub>	500ms (designed by user)

(a) R<sub>ST</sub> is preset

$$R_{_{ST}} \! < \! \frac{V_{_{BUS}}}{I_{_{ST}}} \! = \! \frac{90V \! \times \! 1.414}{34 \mu A} \! = \! 3.7 M \Omega \; , \label{eq:R_st}$$



Set R<sub>ST</sub>

 $R_{st} = 300 k\Omega \times 2 = 600 k\Omega$ 

(b) Design C<sub>VCC</sub>

$$C_{VIN} = \frac{\left(\frac{V_{BUS}}{R_{ST}} - I_{ST}\right) \times t_{ST}}{V_{VIN_ON}}$$
$$= \frac{\left(\frac{90V \times 1.414}{600k\Omega} - 34\mu A\right) \times 500ms}{22V}$$
$$= 4\mu F$$

Set C<sub>VCC</sub>

 $C_{_{VIN}}=2.2\mu F$ 

#7 Set COMP pin

#### Refer to Internal pre-charge design for quick start up

Parameters designed				
R <sub>COMP</sub>	500Ω	V <sub>COMP,IC</sub>	450mV	
C <sub>COMP1</sub>	1µF	C <sub>COMP2</sub>	100pF	

#8 Set current sense resistor to achieve ideal output current

#### Refer to Primary-side constant-current control

Known conditions at this step				
k	0.167	N <sub>PS</sub>	2.67	
V <sub>REF</sub>	0.3V	Iout	0.32A	

The current sense resistor is

$$R_{s} = \frac{k \times V_{REF} \times N_{PS}}{I_{OUT}}$$
$$= \frac{0.167 \times 0.3V \times 2.67}{0.32A}$$
$$= 0.4\Omega$$

#9 set DEMOVP pin

#### Refer to Line regulation modification and Over Voltage Protection (OVP) & Open Loop Protection (OLP)

First identify  $R_{\text{DEMOVPU}}$  need for line regulation.



Known conditions at this step			
K <sub>2</sub>	68		
Parameters Designed			
R <sub>DEMOVPU</sub>	100kΩ		

Then compute  $R_{\text{DEMOVPD}}$ 

Conditions				
V <sub>DEMOVP_OVP</sub>	1.42V	V <sub>OVP</sub>	48V	
V <sub>OUT</sub>	38V			
Parameters designed				
R <sub>DEMOVPU</sub>	100kΩ			
Ns	21	N <sub>AUX</sub>	17	

$$\frac{N_s}{N_{AUX}} \le \frac{V_{OVP}}{3 \times 13}$$
$$= \frac{48}{39} = 1.2$$

$$\begin{split} R_{\text{DEMOVPD}} < & \frac{\frac{V_{\text{DEMOVP_OVP}}}{V_{\text{OUT}}} \times \frac{N_{\text{S}}}{N_{\text{AUX}}}}{1 - \frac{V_{\text{DEMOVP_OVP}}}{V_{\text{OUT}}} \times \frac{N_{\text{S}}}{N_{\text{AUX}}}} \times R_{\text{DEMOVPU}} \\ = & \frac{\frac{1.5V}{38V} \times \frac{21}{17}}{1 - \frac{1.5V}{38V} \times \frac{21}{17}} \times 200 \text{k}\Omega \\ = & 10.2 \text{k}\Omega \end{split}$$

 $R_{\text{DEMOVPD}}$  is set to

 $R_{_{DEMOVPD}}{=}10k\Omega$ 

#10 set AVG pin

$$C_{\text{ADIM}} \!\!=\! \frac{1.0 \!\times\! 10^{^3}}{f_{\text{PWM}}} F \!\times\! Hz \!\!=\! \frac{1.0 \!\times\! 10^{^3}}{f_{\text{PWM}}} F \!\times\! Hz \!\!=\! 1uF$$


Hence  $C_{AVG}$  is set to

 $C_{\text{ADIM}} = 1 u F$ 

#11 final result




# SY22645













Recommended Pad Layout (Reference only)






# **Taping & Reel Specification**

### 1. Taping orientation for packages (SO8)



2. Carrier Tape & Reel specification for packages



Package	Tape width	Pocket	Reel size	Trailer	Leader length	Qty per
type	(mm)	pitch(mm)	(Inch)	length(mm)	(mm)	reel
SO8	12	8	13"	400	400	2500



## **Revision History**

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
November 12,2020	Revision 0.9	Initial Release



#### **IMPORTANT NOTICE**

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. Limited warranty and liability. Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. **No offer to sell or license**. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2020 Silergy Corp.

All Rights Reserved.