


Features


- Quasi-Resonant (QR) mode operation: Valley turn-on of the primary MOSFET to achieve low switching losses
- Output current is monitored by primary detection for reliable Over Current Protection and Short Circuit Protection
- PWM/PFM control for higher average efficiency
- Burst mode control for improved efficiency
- Low start up current: 4 μ A Max
- Maximum frequency limitation 125kHz
- Auto-Recovery OVP/OCP/SCP/OTP
- Integrated 600V MOSFET
- Compact package: SO8

Applications




Recommended operating output power	
Products	90Vac~264Vac
SY22861C	18W

Typical Applications



Pinout (Top view)



(SO8)

Top Mark: AXBxyz (device code: AXB, *x*=year code, *y*=week code, *z*=lot number code)

1	ISEN	Current sense pin. Connect this pin to the source of the primary switch.
2	NC	NC pin.
3,4	DRAIN	Drain of the internal power MOSFET.
5	VIN	Power supply pin.
6	GND	Ground pin.
7	COMP	Feedback input pin. The PWM duty cycle is determined by voltage level into this pin. It's connected to a optocoupler.
8	VSEN	Inductor current zero-crossing detection pin. This pin receives the auxiliary winding voltage by a resistor divider and detects the inductor current zero crossing point.

Absolute Maximum Ratings (Note 1)

VIN	-0.3V~21V
Supply Current I _{VIN}	20mA
ISEN, COMP	-0.3V~3.6V
VSEN	-0.3V~V _{VIN} +0.3V
DRAIN	600V
Power Dissipation, @ T _A = 25°C SO8	1.1W
Package Thermal Resistance (Note 2)	
SO8, θ _{JA}	125°C/W
SO8, θ _{JC}	60°C/W
Junction Temperature Range	-45°C to 150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	-65°C to 150°C

Recommended Operating Conditions (Note 3)

VIN	9V~17.5V
Junction Temperature Range	-40°C to 125°C
Ambient Temperature Range	-40°C to 105°C

Block Diagram




Fig.2 Block Diagram

Electrical Characteristics

($V_{IN} = 12V$, $T_A = 25^{\circ}C$ unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Power Supply Section						
Input voltage range	V_{VIN}		9		17.5	V
VIN turn-on threshold	$V_{VIN,ON}$		13.7	14.7	15.7	V
VIN turn-off threshold	$V_{VIN,OFF}$		6.3	7	8.3	V
VIN OVP voltage	$V_{VIN,OVP}$		17.5	18.5	19.5	V
Start up current	I_{ST}	$V_{VIN} < V_{VIN,OFF}$		1.2	4	μA
Operating current	I_{VIN}	$f=100kHz$		1.5		mA
Quiescent current	I_Q	$V_{COMP}=0$	100	300	600	μA
Shunt current in OVP mode	$I_{VIN,OVP}$	$V_{VIN} > V_{VIN,OVP}$		9		mA
Current Feedback Modulator Section						
Internal reference voltage	V_{REF}		0.413	0.42	0.426	V
Current Sense Section						
Current limit reference voltage	$V_{ISEN,LIM}$	$V_{FBV} < 0.4V$		0.7		V
		$V_{FBV} > 0.4V$	0.9	1	1.1	V
Latch voltage for ISEN	$V_{ISEN,EX}$			2		V
VSEN Pin Section						
OVP voltage threshold	$V_{VSEN,OVP}$		1.37	1.45	1.52	V
Integrated MOSFET Section						
Breakdown voltage	V_{BV}	$V_{GS}=0V, I_{DS}=250\mu A$	600			V
Drain Section						
Gate driver voltage	V_{Gate}			12		V
Max ON Time	$T_{ON,MAX}$	$V_{COMP}=2.5V, I_{SEN}=0$		24		μs
Min ON Time	$T_{ON,MIN}$		100	300	400	ns
Max OFF Time	$T_{OFF,MAX}$		400	500	650	μs
Min OFF Time	$T_{OFF,MIN}$			1.2		μs
Maximum switching period	$T_{PERIOD,MIN}$		7	8	9	μs
COMP Section						
Internal voltage bias	V_{CVB}			2.5		V
Sleep mode voltage ON threshold	$V_{COMP-ON}$			0.4		V
Sleep mode voltage OFF threshold	$V_{COMP-OFF}$			0.45		V
Internal pull-up resistor	R_{COMP}			20		k Ω
Thermal Section						
Thermal shutdown temperature	T_{SD}			150		$^{\circ}C$

Note 1: Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ_{JA} is measured in the natural convection at $T_A = 25^{\circ}C$ on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2” x 2” FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal via to bottom layer ground plane.

Note 3: Increase VIN pin voltage gradually higher than $V_{VIN,ON}$ voltage then turn down to 12V.

Operation

SY22861C is a high performance Flyback controller with secondary side control and constant current and constant voltage regulation.

It integrates a 600V MOSFET to decrease physical volume.

To achieve higher efficiency and better EMI performance, SY22861C drives Flyback converters in the Quasi-Resonant mode; the start up current of the device is rather small(4μA typically) to reduce the standby power loss further and the maximum switching frequency is limited below 125kHz.

In order to improve the stability, the self-adaption compensation is applied.

The output current is monitored by primary side detection technology, and the maximum output current can be programmed in Over Current Protection and Short Circuit Protection. In addition to SY22861C provides Over Voltage Protection(OVP), Over Temperature Protection (OTP), Output voltage OVP protection , VSEN pin short protection ,etc..

SY22861C can be applied in AC/DC adapters, Battery Chargers and other consumer electronics.

SY22861C is available with SO8 package.

Applications Information

Start up

After AC supply or DC BUS is powered on, the capacitor C_{VIN} across VIN and GND pin is charged up through a start up resistor R_{ST} . Once V_{VIN} rises up to V_{VIN_ON} , the internal blocks start to work. V_{VIN} will be pulled down by internal consumption of IC until the auxiliary winding of Flyback transformer could supply enough energy to maintain V_{VIN} above V_{VIN_OFF} .

The whole start up procedure is divided into two sections shown in Fig.3. t_{STC} is the C_{VIN} charged up section, and t_{STO} is the output voltage built-up section. The start up time t_{ST} composes of t_{STC} and t_{STO} , and usually t_{STO} is much smaller than t_{STC} .




Fig.3 Start up

The start up resistor R_{ST} and C_{VIN} are designed by rules below:

(a) Preset start-up resistor R_{ST} , make sure that the current through R_{ST} is larger than I_{ST} and smaller than I_{VIN_OVP} .

$$\frac{V_{DC_MIN}}{I_{VIN_OVP}} < R_{ST} < \frac{V_{DC_MAX}}{I_{ST}} \quad (1)$$

Where, V_{DC} is the BUS line voltage.

(b) Select C_{VIN} to obtain an ideal start up time t_{ST} , and ensure the output voltage is built up at one time.

$$C_{VIN} = \frac{\left(\frac{V_{DC_MIN}}{R_{ST}} - I_{ST}\right) \times t_{ST}}{V_{VIN_ON}} \quad (2)$$

(c) If the C_{VIN} is not big enough to build up the output voltage at one time. Increase C_{VIN} and decrease R_{ST} , go back to step (a) and redo such design flow until the ideal start up procedure is obtained.

Shut down

After AC supply or DC BUS is powered off, the energy stored in the BUS capacitor will be discharged. When the auxiliary winding of Flyback transformer can not supply enough energy to VIN pin, V_{VIN} will drop down. Once V_{VIN} is below V_{VIN_OFF} , the IC will stop working.

Quasi-Resonant operation(valley detection)

QR mode operation provides low turn-on switching losses for Flyback converter.




Fig.4 QR mode operation

The voltage across drain and source of the primary integrated MOSFET is reflected by the auxiliary winding of the Flyback transformer. VSEN pin detects the voltage across the auxiliary winding by a resistor divider. When the voltage on VSEN pin across zero, the MOSFET would be turned on after 400ns delay.

Output voltage control(CV control)

SY22861C is compatible with opto-coupler to achieve output voltage control, which is shown by Fig.5.




Fig.5 Output voltage feedback circuit

The OFF time of MOSFET is up to the valley detection of VSEN pin, and the ON time of MOSFET is a function of V_{COMP}, so the output power can be controlled by V_{COMP}.

SY22861C integrates an internal 2.5V voltage bias and 10kΩ resistor to interface the output of opto-coupler. V_{COMP} is in relation with the output current of the opto-coupler I_{OPT,OUT} by

$$V_{COMP} = V_{CVB} - I_{OPT,OUT} \times R_{COMP} \quad (3)$$

R_{OPT} is the resistor across the output node and the anode of the opto-coupler. The selection of R_{OPT} is related with system loop stability, and higher loop gain of the system is achieved by smaller R_{OPT}.

At the same time, R_{OPT} is designed by

$$V_{CVB} - I_{OPT,IN,MAX} \times \beta \times R_{COMP} < V_{COMP,ON} \quad (4)$$

Where β is the transfer ratio of the opto-coupler; I_{OPT,IN,MAX} is the maximum input current through the opto-coupler, which is limited by R_{OPT}.

Output current detection by Primary side

The output current is monitored by SY22861C with primary side detection technology. The maximum output current I_{OUT,LIM} can be regulated by:

$$I_{OUT,LIM} = \frac{k_1 \times k_2 \times V_{REF} \times N_{PS}}{R_S} \quad (5)$$

Where k₁ is the output current weight coefficient; k₂ is the output modification coefficient; V_{REF} is the internal reference voltage; N_{PS} is the turns ratio of the Flyback transformer; R_S is the current sense resistor.

k₁, k₂ and V_{REF} are all internal constant parameters, I_{OUT,LIM} can be programmed by N_{PS} and R_S.

$$R_S = \frac{k_1 \times k_2 \times V_{REF} \times N_{PS}}{I_{OUT}} \quad (6)$$

When over current operation or short circuit operation happens. V_{COMP} will be pulled down, and the output current will be limited at I_{OUT,LIM}. The V-I curve is shown as Fig.6.




Fig.6 V-I curve

Line regulation modification

The IC provides line regulation modification function to improve line regulation performance of the output current.

Due to the sample delay of ISEN pin and other internal delay, the output current increases with increasing input BUS line voltage. A small compensation voltage ΔV_{ISEN_C} is added to ISEN pin during ON time to improve such performance. This ΔV_{ISEN_C} is adjusted by the upper resistor of the divider connected to VSEN pin.

$$\Delta V_{ISEN_C} = V_{BUS} \times \frac{N_{AUX}}{N_P} \times \frac{1}{R_{VSENU}} \times k_3 \quad (7)$$

Where R_{VSENU} is the upper resistor of the divider; k_3 is an internal constant as the modification coefficient.

The compensation is mainly related with R_{VSENU} , larger compensation is achieved with smaller R_{VSENU} . Normally, R_{VSENU} ranges from 50k Ω ~150k Ω .

Short circuit protection (SCP)

There are two kinds of situations, one is the valley signal cannot be detected by VSEN, the other is the valley signal can be detected by VSEN.

When the output is shorted to ground, the output voltage is clamped to zero. The voltage of the auxiliary winding is proportional to the output winding, so valley signal cannot be detected by VSEN. There are two cases, the one is without valley detection, MOSFET cannot be turned on until maximum off time is reached. If MOSFET is turned on with maximum off-time for 64 times continuously which can not detected valley, IC will be shut down and enter into hiccup mode. The other is that IC will be shut down and enter into hiccup mode when V_{VIN} below $V_{VIN,OFF}$ within 64 times.

When the output voltage is not low enough to disable valley detection in short condition, SY22861C will operate in CC mode until V_{IN} is below $V_{IN,OFF}$.

In order to guarantee SCP function not effected by voltage spike of auxiliary winding, a filter resistor R_{AUX} is needed.




Fig. 8 Filter resistor R_{AUX}

Power Device Design

Diode

When the operation condition is with maximum input voltage and full load, the voltage stress of secondary power diode is maximized.

$$V_{D_R_MAX} = \frac{\sqrt{2}V_{AC_MAX}}{N_{PS}} + V_{OUT} \quad (8)$$

Where V_{AC_MAX} is maximum input AC RMS voltage; N_{PS} is the turns ratio of the Flyback transformer; V_{OUT} is the rated output voltage.

When the operation condition is with minimum input voltage and full load, the current stress of and power diode is maximized.

$$I_{D_PK_MAX} = N_{PS} \times I_{P_PK_MAX} \quad (9)$$

$$I_{D_AVG} = I_{OUT} \quad (10)$$

Where $I_{P_PK_MAX}$ is maximum primary peak current, which will be introduced later.

Transformer (N_{PS} and L_M)

N_{PS} is limited by the electrical stress of the integrated power MOSFET:

$$N_{PS} \leq \frac{V_{MOS(BR)DS} \times 90\% - \sqrt{2}V_{AC_MAX} - \Delta V_S}{V_{OUT} + V_{D_F}} \quad (11)$$

Where $V_{MOS(BR)DS}$ is the breakdown voltage of the integrated power MOSFET; V_{D_F} is the forward voltage of secondary power diode; ΔV_S is the overshoot voltage clamped by RCD snubber during OFF time.

In Quasi-Resonant mode, each switching period cycle t_s consists of three parts: current rising time t_1 , current falling time t_2 and quasi-resonant time t_3 shown in Fig.9.




Fig.9 switching waveforms

When the operation condition is with minimum input AC RMS voltage and full load, the switching frequency is minimum frequency, the maximum peak current through MOSFET and the transformer happens.

Once the minimum frequency f_{S_MIN} is set, the inductance of the transformer could be induced. The design flow is shown as below:

(a) Select N_{PS} ;

$$N_{PS} \leq \frac{V_{MOS_BR/DS} \times 90\% - \sqrt{2}V_{AC_MAX} - \Delta V_S}{V_{OUT} + V_{D_F}} \quad (12)$$

(b) Preset minimum frequency f_{S_MIN} ;

(c) Compute inductor L_M and maximum primary peak current $I_{P_PK_MAX}$;

$$I_{P_PK_MAX} = \frac{2P_{OUT}}{\eta \times V_{DC_MIN}} + \frac{2P_{OUT}}{\eta \times N_{PS} \times (V_{OUT} + V_{D_F})} + \pi \sqrt{\frac{2P_{OUT}}{\eta} \times C_{Drain} \times f_{S_MIN}} \quad (13)$$

$$L_M = \frac{2P_{OUT}}{\eta \times I_{P_PK_MAX}^2 \times f_{S_MIN}} \quad (14)$$

Where, C_{Drain} is the parasitic capacitance at drain of integrated MOSFET; η is the efficiency; P_{OUT} is rated full load power; V_{DC_MIN} is minimum input DC RMS voltage.

(d) Compute current rising time t_1 and current falling time t_2 ;

$$t_1 = \frac{L_m \times I_{P_PK_MAX}}{V_{DC_MIN}} \quad (15)$$

$$t_2 = \frac{L_m \times I_{P_PK_MAX}}{N_{PS} \times (V_{OUT} + V_{D_F})} \quad (16)$$

$$t_s = \frac{1}{f_{S_MIN}} \quad (17)$$

(e) Compute primary maximum RMS current $I_{P_RMS_MAX}$ for the transformer fabrication;

$$I_{P_RMS_MAX} = \frac{\sqrt{3}}{3} I_{P_PK_MAX} \sqrt{\frac{t_1}{t_s}} \quad (18)$$

(f) Compute secondary maximum peak current $I_{S_PK_MAX}$ and RMS current $I_{S_RMS_MAX}$ for the transformer fabrication.

$$I_{S_PK_MAX} = N_{PS} \times I_{P_PK_MAX} \quad (19)$$

$$I_{S_RMS_MAX} = \frac{\sqrt{3}}{3} N_{PS} \times I_{P_PK_MAX} \times \sqrt{\frac{t_2}{t_s}} \quad (20)$$

Transformer design (N_P , N_S , N_{AUX})

The design of the transformer is similar with ordinary Flyback transformer. The parameters below are necessary:

Necessary parameters	
Turns ratio	N_{PS}
Inductance	L_M
Primary maximum current	$I_{P_PK_MAX}$
Primary maximum RMS current	$I_{P_RMS_MAX}$
Secondary maximum RMS current	$I_{S_RMS_MAX}$

The design rules are as followed:

(a) Select the magnetic core style, identify the effective area A_e ;

(b) Preset the maximum magnetic flux ΔB ;

$$\Delta B = 0.22 \sim 0.26T$$

(c) Compute primary turn N_P ;

$$N_P = \frac{L_M \times I_{P_PK_MAX}}{\Delta B \times A_e} \quad (21)$$

(d) Compute secondary turn N_S ;

$$N_S = \frac{N_P}{N_{PS}} \quad (22)$$

(e) Compute auxiliary turn N_{AUX} ;

$$N_{AUX} = N_S \times \frac{V_{VIN}}{V_{OUT}} \quad (23)$$

Where V_{VIN} is the working voltage of VIN pin (11V~16V is recommended);

(f) Select an appropriate wire diameter;

With $I_{P_RMS_MAX}$ and $I_{S_RMS_MAX}$, select appropriate wire to make sure the current density ranges from 4A/mm² to 10A/mm².

(g) If the winding area of the core and bobbin is not enough, reselect the core style, go to (a) and redesign the transformer until the ideal transformer is achieved.

Input capacitor C_{BUS}

Generally, the input capacitor C_{BUS} is selected by

$$C_{BUS} = 2 \sim 3 \mu F/W$$

Or more accurately by

$$C_{BUS} = \frac{\arcsin(1 - \frac{V_{DC_MIN}}{\sqrt{2}V_{AC_MIN}}) + \frac{\pi}{2}}{\pi} \frac{P_{OUT}}{\eta} \frac{1}{2f_{IN} V_{AC_MIN}^2 (1 - \frac{V_{DC_MIN}}{\sqrt{2}V_{AC_MIN}})^2} \quad (24)$$

Where V_{DC_MIN} is the minimum voltage of BUS line; f_{IN} is AC line frequency;

RCD snubber for MOSFET

The power loss of the snubber P_{RCD} is evaluated first.

$$P_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D_F}) + \Delta V_S}{\Delta V_S} \times \frac{L_K}{L_M} \times P_{OUT} \quad (25)$$

Where N_{PS} is the turns ratio of the Flyback transformer; V_{OUT} is the output voltage; V_{D_F} is the forward voltage of the power diode; ΔV_S is the overshoot voltage clamped by RCD snubber; L_K is the leakage inductor; L_M is the inductance of the Flyback transformer; P_{OUT} is the output power.

The R_{RCD} is related with the power loss:

$$R_{RCD} = \frac{[N_{PS} \times (V_{OUT} + V_{D_F}) + \Delta V_S]^2}{P_{RCD}} \quad (26)$$

The C_{RCD} is related with the voltage ripple of the snubber ΔV_{C_RCD} :

$$C_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D_F}) + \Delta V_S}{R_{RCD} \times f_S \times \Delta V_{C_RCD}} \quad (27)$$

Layout

(a) To achieve better EMI performance and reduce line frequency ripples, the output of the bridge rectifier should be connected to the BUS line capacitor first, then to the switching circuit;

(b) The ground of the BUS line capacitor, the ground of the current sample resistor and the signal ground of the IC should be connected in a star connection;

(c) The circuit loop of all switching circuit should be kept small: primary power loop, secondary loop and auxiliary power loop.

Design Example

A design example of typical application is shown below step by step.

#1. Identify Design Specification

Design Specification			
V _{AC_MIN}	90V	V _{AC_MAX}	264V
V _{OUT}	12V	I _{OUT}	1.5A
P _{OUT}	18W	η	85%
f _{S_MIN}	55kHz		

#2. Transformer Design (N_{PS} and L_M)

Refer to **Power Device Design**

Conditions			
V _{AC_MIN}	90V	V _{AC_MAX}	264V
P _{OUT}	18W	f _{S_MIN}	55kHz
Parameters designed			
V _{MOS-(BR)DS}	600V	ΔV _S	75V
C _{Drain}	100pF	V _{D_F}	1V

(a) Compute turns ratio N_{PS} first;

$$\begin{aligned}
 N_{PS} &\leq \frac{V_{MOS-(BR)DS} \times 90\% - \sqrt{2} V_{AC_MAX} - \Delta V_S}{V_{OUT} + V_{D_F}} \\
 &= \frac{600V \times 0.9 - \sqrt{2} \times 264V - 75V}{12V + 1V} \\
 &= 7.05
 \end{aligned}$$

N_{PS} is set to

$$N_{PS} = 7$$

(b) f_{S_MIN} is preset ;

$$f_{S_MIN} = 55kHz$$

(c) Compute inductor L_M and maximum primary peak current I_{P_PK_MAX} ;

$$\begin{aligned}
 I_{P_PK_MAX} &= \frac{2P_{OUT}}{\eta \times (\sqrt{2} V_{AC_MIN} - \Delta V_{BUS})} + \frac{2P_{OUT}}{\eta \times N_{PS} \times (V_{OUT} + V_{D_F})} + \pi \sqrt{\frac{2P_{OUT}}{\eta} \times C_{Drain} \times f_{S_MIN}} \\
 &= \frac{2 \times 18W}{0.85 \times (\sqrt{2} \times 90V - 0.3 \times \sqrt{2} \times 90V)} + \frac{2 \times 18W}{0.85 \times 7 \times (12V + 1V)} + \pi \times \sqrt{\frac{2 \times 18W}{0.85} \times 100pF \times 55kHz} \\
 &= 0.989A
 \end{aligned}$$

$$L_M = \frac{2P_{OUT}}{\eta \times I_{P_PK_MAX}^2 \times f_{S_MIN}}$$

$$= \frac{2 \times 18W}{0.85 \times (0.989A)^2 \times 55kHz}$$

$$= 0.787mH$$

Set

$$L_M = 790\mu H$$

(d) Compute current rising time t_1 and current falling time t_2 ;

$$t_1 = \frac{L_M \times I_{P_PK_MAX}}{\sqrt{2}V_{AC_MIN}} = \frac{0.79mH \times 0.989A}{\sqrt{2} \times 90V} = 6.137\mu s$$

$$t_2 = \frac{L_M \times I_{P_PK_MAX}}{N_{PS} \times (V_{OUT} + V_{D_F})} = \frac{0.79mH \times 0.989A}{5 \times (12V + 1V)} = 8.583\mu s$$

$$t_3 = \pi \times \sqrt{L_M \times C_{Drain}} = \pi \times \sqrt{0.79mH \times 100pF} = 0.883\mu s$$

$$t_s = t_1 + t_2 + t_3 = 6.137\mu s + 8.583\mu s + 0.883\mu s = 15.6\mu s$$

(e) Compute primary maximum RMS current $I_{P_RMS_MAX}$ for the transformer fabrication;

$$I_{P_RMS_MAX} = \frac{\sqrt{3}}{3} I_{P_PK_MAX} \times \sqrt{\frac{t_1}{t_s}} = \frac{\sqrt{3}}{3} \times 0.989A \times \sqrt{\frac{6.137\mu s}{15.6\mu s}} = 0.358A$$

(f) Compute secondary maximum peak current $I_{S_PK_MAX}$ and RMS current $I_{S_RMS_MAX}$ for the transformer fabrication.

$$I_{S_PK_MAX} = N_{PS} \times I_{P_PK_MAX} = 7 \times 0.989A = 6.923A$$

$$I_{S_RMS_MAX} = N_{PS} \times \frac{\sqrt{3}}{3} I_{P_PK_MAX} \times \sqrt{\frac{t_2}{t_s}} = 7 \times \frac{\sqrt{3}}{3} \times 0.989A \times \sqrt{\frac{8.583\mu s}{15.6\mu s}} = 2.964A$$

#3. MOSFET and Diode Design

Conditions			
V_{AC_MAX}	264V	N_{PS}	7
V_{OUT}	12V	V_{D_F}	1V
ΔV_S	75V	η	85%

(a) Compute the voltage and the current stress of integrated MOSFET:

$$V_{MOS_DS_MAX} = \sqrt{2}V_{AC_MAX} + N_{PS} \times (V_{OUT} + V_{D_F}) + \Delta V_S$$

$$= \sqrt{2} \times 264V + 7 \times (12V + 1V) + 75V$$

$$= 539.3V$$

$$I_{MOS_PK_MAX} = I_{P_PK_MAX} = 0.989A$$

$$I_{MOS_RMS_MAX} = I_{P_RMS_MAX} = 0.358A$$

(b) Compute the voltage and the current stress of secondary power diode

$$\begin{aligned} V_{D_R_MAX} &= \frac{\sqrt{2}V_{AC_MAX}}{N_{PS}} + V_{OUT} \\ &= \frac{\sqrt{2} \times 264V}{7} + 12V \\ &= 65.3V \end{aligned}$$

$$I_{D_PK_MAX} = N_{PS} \times I_{P_PK_MAX} = 7 \times 0.989A = 6.923A$$

$$I_{D_AVG} = I_{OUT} = 1.5A$$

#4. Start up design

Refer to **Start up**

Conditions			
V_{DC_MIN}	$90V \times 1.414$	V_{DC_MAX}	$264V \times 1.414$
I_{ST}	$4\mu A$ (max)	V_{IN_ON}	$14.7V$ (typical)
I_{VIN_OVP}	$9mA$ (typical)		
Designed by user			
t_{ST}	$3s$		

(a) R_{ST} is preset

$$R_{ST} < \frac{V_{BUS_MIN}}{I_{ST}} = \frac{90V \times 1.414}{4\mu A} = 31.82M\Omega,$$

$$R_{ST} > \frac{V_{BUS_MAX}}{I_{VIN_OVP}} = \frac{264V \times 1.414}{9mA} = 41.48k\Omega$$

Set

$$R_{ST} = 3M\Omega + 3M\Omega = 6M\Omega$$

(b) Design C_{VIN}

$$\begin{aligned} C_{VIN} &= \frac{\left(\frac{V_{BUS_MIN}}{R_{ST}} - I_{ST}\right) \times t_{ST}}{V_{VIN_ON}} \\ &= \frac{\left(\frac{90V \times 1.414}{6M\Omega} - 4\mu A\right) \times 2s}{14.7V} \\ &= 2.34\mu F \end{aligned}$$

Set

$$C_{VIN}=3.3\mu F$$

#5. Output voltage control




Fig.8 Output voltage feedback circuit

Conditions			
V_{CVB}	2.5V	V_{COMP_ON}	0.4V
R_{COMPV}	10k Ω	V_{OPT}	1.2V
β	1	$V_{REF,TL431}$	2.5V
$I_{K,MIN}$	1mA	$I_{K,MAX}$	100mA
$I_{REF,TL431}$	2~4 μA		

Where V_{OPT} is the input forward voltage of the opto-coupler; I_K is the cathode current of the TL431; $I_{REF,TL431}$ is the reference input current of the TL431.

(a) R_{OPT} Design

The maximum input current of the opto-coupler is limited by

$$\begin{aligned}
 I_{OPT,IN,MAX} &> \frac{V_{CVB}-V_{COMP_ON}}{R_{COMP}} \times \frac{1}{\beta} \\
 &= \frac{2.5V-0.4V}{10K\Omega} \times 1 \\
 &= 0.21mA
 \end{aligned}$$

At the same time,

$I_{OPT,IN}$ is limited by the current range of TL431 cathode .

$$I_{K,MAX} > I_{OPT,IN} > I_{K,MIN}$$

$$\text{And } I_{OPT,IN} = \frac{V_{OUT}-V_{OPT}-V_{REF,TL431}}{R_{OPT}}$$

Hence,

$$R_{OPT} < \frac{V_{OUT} - V_{OPT} - V_{REF,TL431}}{I_{OPT,IN,MAX}}$$

$$= \frac{12V - 1.2V - 2.5V}{0.21mA}$$

$$= 39.5k\Omega$$

$$R_{OPT} > \frac{V_{OUT} - V_{OPT} - V_{REF,TL431}}{I_{K,MAX}}$$

$$= \frac{12V - 1.2V - 2.5V}{100mA}$$

$$= 83\Omega$$

Set

$$R_{OPT} = 1k\Omega$$

(b) Resistor divider design

To achieve accurate voltage reference, R_{FBD} is limited by

$$R_{FBD} \leq \frac{V_{REF,TL431}}{100 \times I_{REF,TL431}} = \frac{2.5V}{100 \times 2\mu A} = 12.5K\Omega$$

Set

$$R_{FBD} = 10k\Omega$$

$$R_{FBU} = \frac{V_{OUT} - V_{REF,TL431}}{V_{REF,TL431}} \times R_{FBD} = \frac{12V - 2.5V}{2.5V} \times 10k\Omega = 38k\Omega$$

Set

$$R_{FBD} = 39k\Omega$$

(c) Feedback Loop Design

Recommended parameters			
C_{FB1}	100nF	C_{FB2}	0pF
R_{FB1}	100k Ω		

#6. Output Current Protection Design

Conditions			
k_1	0.5	K_2	1
V_{REF}	0.42V	N_{PS}	7
Parameters designed			
$I_{OUT,LIM}$	1.8A		

$I_{OUT,LIM}$ is the maximum output current .

The current sense resistor is

$$R_s = \frac{k_1 \times V_{REF} \times N_{PS}}{I_{OUT,LIM}}$$

$$= \frac{0.5 \times 0.42V \times 7}{1.8A}$$

$$= 0.82\Omega$$

#7. Input Capacitor C_{BUS} Design

Conditions			
V _{AC,MIN}	90V	ΔV _{BUS}	30% V _{AC,MIN}

$$C_{BUS} = \frac{\arcsin(1 - \frac{\Delta V_{BUS}}{\sqrt{2}V_{AC,MIN}}) + \frac{\pi}{2}}{\pi} \times \frac{P_{OUT}}{\eta} \times \frac{1}{2f_{IN} V_{AC,MIN}^2 [1 - (1 - \frac{\Delta V_{BUS}}{\sqrt{2}V_{AC,MIN}})^2]}$$

$$= \frac{\arcsin(1 - \frac{0.3 \times \sqrt{2} \times 90V}{\sqrt{2} \times 90V}) + \frac{\pi}{2}}{\pi} \times \frac{18W}{0.85} \times \frac{1}{2 \times 50Hz \times 90V^2 \times [1 - (1 - \frac{0.3 \times \sqrt{2} \times 90V}{\sqrt{2} \times 90V})^2]}$$

$$= 38.28\mu F$$

Set

$$C_{BUS} = 37\mu F$$

#8. Set VSEN pin

First identify R_{VSENU} need for line regulation.

Conditions			
k ₃	68		
Parameters Designed			
R _{VSENU}	91kΩ		

Then compute R_{VSEND}

Conditions			
V _{VSEN_OVP}	1.45V		
V _{OUT}	12V		
Parameters designed			
V _{OVP}	14V	R _{VSENU}	91kΩ
N _S /N _{AUX}	10/11		

$$R_{VSEND} = \frac{\frac{V_{VSEN_OVP}}{V_{OVP}} \times \frac{N_s}{N_{AUX}}}{1 - \frac{V_{VSEN_OVP}}{V_{OVP}} \times \frac{N_s}{N_{AUX}}} \times R_{ZCSU}$$

$$= \frac{\frac{1.45V}{14V} \times \frac{10}{11}}{1 - \frac{1.45V}{14V} \times \frac{10}{11}} \times 91k\Omega$$

$$= 9.45k\Omega$$

#9. Design RCD snubber

Refer to **Power Device Design**

Conditions			
V _{OUT}	12V	ΔV _S	75V
N _{PS}	7	L _K /L _M	1%
P _{OUT}	18W		

The power loss of the snubber is

$$P_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D.F}) + \Delta V_S}{\Delta V_S} \times \frac{L_K}{L_M} \times P_{OUT}$$

$$= \frac{7 \times (12V + 1V) + 75V}{75V} \times 0.01 \times 18W$$

$$= 0.398W$$

The resistor of the snubber is

$$R_{RCD} = \frac{[N_{PS} \times (V_{OUT} + V_{D.F}) + \Delta V_S]^2}{P_{RCD}}$$

$$= \frac{[7 \times (12V + 1V) + 75V]^2}{0.398W}$$

$$= 70k\Omega$$

The capacitor of the snubber is

$$C_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D.F}) + \Delta V_S}{R_{RCD} f_{S,MIN} \Delta V_{C_RCD}}$$

$$= \frac{7 \times (12V + 1V) + 75V}{70k\Omega \times 55kHz \times 25V}$$

$$= 1.7nF$$

#10. Final Result





Fig.9 Final Result

SO8 Package Outline & PCB Layout Design




Notes: All dimensions are in millimeters.

All dimensions don't include mold flash & metal burr.


Taping & Reel Specification

1. Taping orientation for packages (SO8)



Feeding direction →

2. Carrier Tape & Reel specification for packages



Package type	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
SO8	12	8	13"	400	400	2500

IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
2. **Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
5. **Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
6. **No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2018 Silergy Corp.

All Rights Reserved.