

## **General Description**

SY7065/SY7065A is a The high efficiency synchronous Boost regulator that converts down to 1.8V input and up to 5.5V output voltage. It adopts NMOS for the main switch and PMOS for the synchronous switch. It can disconnect the output from input during the shutdown mode.

## **Ordering Information**

SY7065 □(□□)□



Ordering Number	Package type	Note
SY7065QMC	QFN2×2-10	
SY7065AQMC	QFN2×2-10	


### **Features**

- 1.8V Minimum Input Voltage
- Adjustable Output Voltage from 2.5V to 5.5V
- 5A Peak Current Limit
- Input Under Voltage Lockout •
- Load Disconnect during Shutdown •
- **Output Over Voltage Protection**
- Input Battery Voltage Monitor •
- Automatic Output Discharge at Shutdown: o SY7065: Auto Output Discharge Function o SY7065A: No Output Discharge Function
- Low R<sub>DS(ON)</sub> (Main Switch/Synchronous Switch) at 5.0V Output:  $20/40m\Omega$
- Compact Package: QFN2×2-10


## **Applications**

All Single-cell Li or Dual-cell Battery Operated Products as MP-3 Player, PDAs, and Other Portable Equipment

## **Typical Applications**



**Figure 1. Schematic Diagram** 




**Figure 2. Efficiency Figure** 

1



# **Pinout (top view)**




#### (QFN2×2-10)

Top mark: **R***Cxyz for SY7065* (Device code: RC, *x=year code, y=week code, z= lot number code*) **V***Lxyz for SY7065A* (Device code: VL, *x=year code, y=week code, z=lot number code*)

Pin Name	Pin Number	Description			
PVOUT	1	Power output pin. Decouple this pin to the GND pin with at least a $22\mu$ F ceramic capacitor.			
LX	2	Inductor node. Connect an inductor between the IN pin and the LX pin.			
PGND	3	Power ground pin.			
SGND	4	Signal ground pin.			
IN	5	Signal input pin.			
SVOUT	6	Signal output pin. Decouple this pin to the GND pin with at least a $4.7\mu$ F ceramic capacitor for noise immunity consideration.			
EN	7	Enable pin. Internal integrated with a $1M\Omega$ pull-down resistor.			
LBI	8	Low battery comparator input.			
LBO	9	Low battery comparator output (open-drain).			
FB	10	Feedback pin. Connect a resistor $R_1$ between OUT and FB, and a resistor $R_2$ between FB and GND to program the output voltage. $V_{OUT}=1.2V\times(R_1/R_2+1)$ .			

## **Block Diagram**





## Absolute Maximum Ratings (Note 1)

EN	V <sub>OUT</sub> +0.3V
Other Pins	6V
Power Dissipation, P <sub>D</sub> @ T <sub>A</sub> =25°C QFN2×2-10	2.5W
Package Thermal Resistance (Note 2)	
θ ја	50°C/W
θ ıc	10°C/W
Junction Temperature Range	150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	65°C to 150°C

# Recommended Operating Conditions (Note 3)

IN	1.8V to 5.25V
PVOUT, SVOUT	2.5V to 5.5V
EN	0V to V <sub>OUT</sub> +0.3V
All other pins	0-5.5V
Junction Temperature Range	40°C to 125°C
Ambient Temperature Range	40°C to 85°C

## **Electrical Characteristics**

(VIN =2.4V, V<sub>OUT</sub>=5V, I<sub>OUT</sub>=500mA, T<sub>A</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Voltage	V <sub>IN</sub>		1.8		5.25	V
Output Voltage Range	V <sub>OUT</sub>		2.5		5.5	V
Quiescent Current VIN	I <sub>Q</sub>	Io=0A, $V_{EN}=V_{IN}=1.8V$ , $V_{OUT}=5.0V$		10 27		μΑ
Shutdown Current	I <sub>SHDN</sub>	$V_{\text{OUT}}=3.0$ V $V_{\text{EN}}=0$ V, $V_{\text{IN}}=2.4$ V		0.1	1	μΑ μΑ
	_	V <sub>OUT</sub> ≤1V		1.2		
Linear Charge Current	I <sub>CHARGE</sub>	$1V < V_{OUT} < 90\% V_{IN}$		1.0		A
Soft-start Time	tss			1		ms
Input V <sub>IN</sub> UVLO Threshold	V <sub>UVLO</sub>				1.78	V
V <sub>IN</sub> UVLO Hysteresis	V <sub>HYS</sub>			0.1		V
EN Rising Threshold	V <sub>ENH</sub>		1.2			V
EN Falling Threshold	V <sub>ENL</sub>				0.4	V
LBI Voltage Threshold	V <sub>LBI</sub>		1.176	1.2	1.224	V
LBI Input Hysteresis	V <sub>LBI_HYS</sub>			20		mV
Low Side Main FET R <sub>ON</sub>	R <sub>DS(ON)1</sub>	V <sub>OUT</sub> =5.0V		20		mΩ
Synchronous FET R <sub>ON</sub>	R <sub>DS(ON)2</sub>	V <sub>OUT</sub> =5.0V		40		mΩ
Main FET Current Limit	I <sub>LIM1</sub>		5.0			Α
Switching Frequency	fsw			500		kHz
Feedback Reference Voltage	V <sub>REF</sub>		1.182	1.2	1.218	V
Output Over Voltage Protection	V <sub>OVP</sub>			6		V
Minimum ON Time	ton_min			100		ns
Minimum OFF Time	toff_MIN			100		ns
Max ON Time	ton_max			2		μs
Thermal Shutdown	T <sub>SD</sub>			150		°C
Temperature				150		
Thermal Shutdown Hysteresis	T <sub>HYS</sub>			20		°C
Output Discharge Resistor	R <sub>DSC</sub>			80		Ω

3




**Note 1**: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions may affect device reliability.


Note 2:  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^{\circ}C$  on a four-layer Silergy evaluation board.

Note 3: The device is not guaranteed to function outside its operating conditions.





## **Typical Performance Characteristics (for SY7065)**













Time (4µs/div)











# SY7065/SY7065A



Time (1ms/div)



Time (1ms/div)



### **Applications Information**

Because of the high integration for the SY7065/A, only the input capacitor  $C_{IN}$ , the output capacitor  $C_{OUT}$ , the inductor L and the feedback resistors  $(R_1 \text{ and } R_2)$  need be selected for the targeted applications to specifications.

#### Feedback Resistor Dividers R1 and R2:

Choose  $R_1$  and  $R_2$  to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both  $R_1$  and  $R_2$ . A value of between 10k $\Omega$  and 1M $\Omega$  is recommended for both resistors. If V<sub>OUT</sub> is 5.0V,  $R_1=470k\Omega$  is chosen, using the following equation, then  $R_2$  can be calculated to be 148.4k $\Omega$ :

$$\mathbf{R}_{2} = \frac{1.2\mathbf{V}}{\mathbf{V}_{\text{OUT}} - 1.2\mathbf{V}} \mathbf{R}_{1} \quad (1) \qquad \boxed{\begin{array}{c} 1.2\mathbf{V}_{\text{FB}} \\ \textbf{GND} \end{array}} \mathbf{R}_{2}$$


#### **Input Capacitor CIN:**

The input capacitor is selected to handle the input ripple current requirements. For the best performance, it is recommended to use an X5R or better grade ceramic capacitor with 6.3V rating and greater than 22µF capacitance.

#### **Li-Ion Battery Hot Plug Consideration:**

In the mass production stage, the Li-ion battery will always hot plug in between the IN and the GND pin. The hot plug may lead to large voltage spike and even lead to the IC EOS fail. To avoid this potential risk, a  $22\mu$ F ceramic capacitor serial with a 0.1 $\Omega$  resister is recommended to absorb the input voltage spike.

With the recommended input absorb solution, the voltage spike can be reduced from 6.13V to 5.29V.



**Q**1/

7



#### Inductor L Selection:

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \left(\frac{V_{IN}}{V_{OUT}}\right)^2 \frac{(V_{OUT} - V_{IN})}{f_{SW} \times I_{OUT,MAX} \times 40\%}$$
(2)

Where  $f_{SW}$  is the switching frequency and  $I_{OUT,MAX}$  is the maximum load current.

The SY7065/A is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.


$$I_{SAT,MIN} > \left(\frac{V_{OUT}}{V_{IN}}\right) \times I_{OUT,MAX} + \frac{V_{IN}}{V_{OUT}} \frac{(V_{OUT} - V_{IN})}{2 \times f_{SW} \times L}$$
(3)

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<50m $\Omega$  to achieve a good overall efficiency.

#### Inductor vs. Output Capacitor:

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. Care should be taken to minimize the loop area formed by Cour, and the OUT/GND pins. It's recommended to use an X5R or better grade ceramic capacitor with 10V rating and great than  $22\mu$ F capacitance to decouple the high frequency current. And also a tantalum capacitor with 16V rating and great than 100 $\mu$ F capacitance is recommended for the stability consideration.

All continuous mode Boost converters have a right half plane zero (RHPZ) due to the inductor being removed from the output during charging. In a converter with current mode control, inner current feedback loop allows the switch, inductor and modulator to be lumped together into a small signal variable current source, shown as follows.



the power stage approximate transfer function is:

$$G_{c}(s) = \frac{(1-D) \times R_{L}}{R_{i}} \times \frac{\left(1 + \frac{s}{\omega_{ESR}}\right) \left(1 - \frac{s}{\omega_{RHPZ}}\right)}{1 + \frac{s}{\omega_{p}}}$$
(4)

Where

$$\omega_{\rm ESR} = \frac{1}{R_{\rm ESR}C_{\rm O}}$$
(5)

$$\omega_{\rm p} = \frac{1}{\left(R_{\rm ESR} + R_{\rm L}\right) \times C_{\rm o}} \tag{6}$$

$$\omega_{\rm RHPZ} = \frac{R_{\rm L}}{L} \times \left(\frac{V_{\rm IN}}{V_{\rm OUT}}\right)^2 \tag{7}$$

As the equation 4 shows, Boost convert with current mode control transfer function is consist of one ESR zero, one right half plane zero and one pole. Right half plane zero brings 20dB/decade gain increase, 90 degrees phase drop. So the bandwidth of the Boost converter MUST be lower than  $f_{\text{RHPZ}}$ .

As shown in equation 7, right half plane zero is depending on  $R_L$ , L and duty cycle. Larger inductor lead to lower  $f_{RHPZ}$ , so bandwidth should be designed lower than  $f_{RHPZ}$ .

Some low profile application may prefer to use the ceramic capacitor solution and some low cost application may use the Electrolytic capacitor to reduce the BOM cost.

Below is selection table based on the different inductance and the output capacitor



Inductance		Low profile capaci	tor application	Low cost capacitor application		
Part Number	L(µH)	Part Number	$C_{OUT}$ ( $\mu F$ )	$C_{OUT}$ ( $\mu F$ )		
SPM6530T-1R0M	1.0	C3216X5R1A226M	22µF/10V×3pcs	22µF/10V+100uF(E-cap)		
SPM6530T-1R5M	1.5	C3216X5R1A226M	22µF/10V×4pcs	22µF/10V+100uF(E-cap)		
SPM6530T-2R2M	2.2	C3216X5R1A226M	22µF/10V×5pcs	22µF/10V+200uF(E-cap)		

Inductance vs. Output Capacitor Selection Table

#### **Enable Operation**

Pulling the EN pin low (<0.4V) will shut down the device. During shutdown mode, the SY7065/A shutdown current drops to lower than 1 $\mu$ A, driving the EN pin high (> 1.2V) will turn on the IC again.

#### Low Battery Detector Function-LBI/LBO


The low-battery detector function is used for monitoring the battery voltage and generating an error flag when the battery voltage drops below a user-set threshold voltage.

The function is active only when the device is enabled. When the device is disabled, LBO stays at high impedance. The detection threshold is 1.2V at LBI. During the normal operation, LBO stays at high impedance when the voltage applied at LBI is above the threshold. It is active low when the voltage at LBI goes below 1.2V.

The battery voltage, at which the detection circuit switches, can be programmed with a resistive divider connected to the LBI pin. The resistive divider scales down the battery voltage to a voltage level of 1.2V, which is then compared to LBI threshold voltage. The LBI pin has a built-in hysteresis of 20mV. If the lowbattery detection circuit is not used, the LBI pin should be connected to GND (or to VBAT) and the LBO pin can be left unconnected. Do not leave the LBI pin floating.

 $R_3$  and  $R_4$  are designed to program the proper low battery threshold voltage. The voltage across  $R_4$  is equal to the LBI voltage threshold that is generated onchip, which has a value of 1.2V. The value of resistor  $R_3$ , depending on the desired minimum battery voltage  $V_{BAT}$ , can be calculated as:

$$R_{3} = \frac{V_{BAT} - 1.2V}{1.2V} R_{4}$$
(9)



The output of the low battery monitor is a simple opendrain output that goes active low if the dedicated battery voltage drops below the programmed threshold voltage on LBI. The output requires a pull up resistor with a recommended value of  $100k\Omega$ . The maximum voltage which is used for pulling up the LBO outputs should not exceed the output voltage of the DC/DC converter. If not used, the LBO pin can be left floating or tied to GND.

#### Layout Design Consideration:


For the best efficiency and minimum noise problems, the following components should be placed close to the IC:  $C_{IN}$ ,  $C_{OUT}$ , L,  $R_1$  and  $R_2$ .


- 1) It is desirable to maximize the PCB copper area connecting to the PGND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly recommended.
- 2)  $C_{OUT}$  must be close with the pins PVOUT and PGND. The loop area formed by  $C_{OUT}$  and GND must be minimized.
- To minimize the output decouple loop area, the LX trace is recommended to be routed on bottom or middle layer through via.
- 4) The SVOUT is the power supply pin for the internal control circuit. Don't connect to PVOUT pin directly. A  $4.7\mu$ F ceramic capacitor is strongly recommended to decouple the SVOUT pin to the SGND pin. Please use a jump wire to connect the SVOUT pin to output capacitor side.
- 5) The PCB copper area associated with the LX pin must be minimized to avoid the potential noise problem.
- 6) The components  $R_1$  and  $R_2$  and the trace connecting to the FB pin must not be adjacent to the LX net on the PCB layout to avoid the noise problem.



# SY7065/SY7065A


#### PCB Layout Suggestion







# QFN2×2-10 Package Outline



Side View

Recommended PCB Layout (Reference only)






## **Taping & Reel Specification**


1. Taping orientation

QFN2×2





2. Carrier Tape & Reel specification for packages



Package	Tape width	Pocket	Reel size	Trailer	Leader length	Qty per
types	(mm)	pitch(mm)	(Inch)	length(mm)	(mm)	reel
QFN2×2	8	4	7''	400	160	3000

### 3. Others: NA



# SY7065/SY7065A

#### IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. Limited warranty and liability. Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. No offer to sell or license. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

©2020 Silergy Corp.

All Rights Reserved.