


General Description

SY6307B is a 500mA low dropout bias rail LDO regulator with built-in NMOS. Compact DFN1.2x1.2-6 package is optimized for use in space constrained applications.

Ordering Information



Ordering Number	Package Type	Note
SY6307BSCC	DFN1.2x1.2-6	--

Features

- Input Voltage Range: 0.8V-5.5V
- Bias Voltage Range: 2.4V-5.5V
- Output Voltage Accuracy: +/-1%
- Bias Input Quiescent Current: 110µA
- Up to 500mA Output Current
- Current Limit Protection
- Over Temperature Shutdown
- Output Auto-discharge Resistor: 130Ω
- RoHS Compliant and Halogen Free
- Compact Package: DFN1.2x1.2-6

Applications

- Battery-powered Equipment
- Smart Phones, Tablets
- Cameras, DVRs, STB and Camcorders

Typical Applications




Figure1. Schematic Diagram





Figure2. Dropout Curve

Pinout (top view)



(DFN1.2x1.2-6)

Top mark: Hxyz for SY6307BSCC (Device code: H, x=year code, y=week code, z=lot number code)

Pin Number	Symbol	Pin Description
1	OUT	Output pin. Decouple this pin to GND with at least a 2.2μF ceramic capacitor.
2	ADJ	Output voltage programming pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: $V_{OUT}=0.8V \times (1+R_H/R_L)$.
3	EN	Enable control pin. Pull high to enable the regulator. Pull low to shut down the regulator. Do not leave it floating.
4	Bias	Bias voltage supply for internal control circuits. Decouple this pin to GND with at least a 0.1μF ceramic capacitor.
5	GND	Ground pin.
6	IN	Input voltage supply pin. Decouple this pin to GND with at least a 1μF ceramic capacitor.

Block Diagram




Figure3. Block Diagram



Absolute Maximum Ratings (Note 1)

IN, OUT, Bias, EN, ADJ	-0.3V to 6.0V
Power Dissipation, P_D @ $T_A = 25^\circ\text{C}$, DFN1.2x1.2-6	1.4W
Package Thermal Resistance (Note 2)	
θ_{JA}	70°C/W
θ_{JC}	12°C/W
Junction Temperature Range	-40°C to 150°C
Lead Temperature (Soldering, 10 sec.)	260°C
Storage Temperature Range	-65°C to 150°C

Recommended Operating Conditions (Note 3)

Bias Input Voltage	2.4V to 5.5V
IN	0.8V to 5.5V
OUT	0.8V to $V_{Bias}-1.4V$
Junction Temperature Range	-40°C to 125°C
Ambient Temperature Range	-40°C to 85°C



Electrical Characteristics

($V_{IN}=1.2V$, $V_{OUT}=1.0V$, $V_{Bias}=3.3V$, $I_{OUT}=1mA$, $C_{IN}=1.0\mu F$, $C_{OUT}=2.2\mu F$, $T_A=25^\circ C$ unless otherwise specified)







Parameter	Symbol	Test Conditions	Min	Typ.	Max	Unit
Input Voltage Range	V_{IN}		$V_{OUT}+V_{DO}$		5.5	V
Bias Input Voltage	V_{Bias}		2.4		5.5	V
Bias Supply Current	I_{Bias}			110		μA
Bias Shutdown Current	I_{SD}	$V_{EN}=0$		0.1	1	μA
Feedback Reference Voltage	V_{REF}		0.792	0.8	0.808	V
Current Limit	I_{LIM}		500			mA
Load Regulation	V_{LOAD}	$I_{OUT}: 1mA\sim 500mA$		2		mV
V_{Bias} Line Regulation	$\frac{\Delta V_{OUT}}{\Delta V_{Bias}}$	2.7 V or ($V_{OUT(NOM)} + 1.6 V$), whichever is greater < $V_{Bias} < 5.5 V$		0.01		%/V
Dropout Voltage	V_{DO}	$I_{OUT}=500mA$		90		mV
Ripple Rejection	$PSRR_{(VIN)}$	V_{IN} to V_{OUT} , $f = 1 kHz$, $I_{OUT} = 150mA$, $V_{IN} \geq V_{OUT} + 0.5 V$		70		dB
	$PSRR_{(VBias)}$	V_{Bias} to V_{OUT} , $f = 1 kHz$, $I_{OUT} = 150mA$, $V_{IN} \geq V_{OUT} + 0.5 V$		70		dB
Output Voltage Temperature Coefficient	$\frac{\Delta V_{OUT}}{\Delta T}$	$I_{OUT}=100mA$ $-40^\circ C \leq T \leq 85^\circ C$		± 100		ppm/ $^\circ C$
Output Noise Voltage	V_N	$V_{IN}=V_{OUT}+0.5V$, $V_{OUT}=1V$, $f=10Hz$ to $100kHz$		40		μV_{RMS}
Discharge resistor	$R_{Discharge}$			130		Ω
EN Rising Threshold	V_{ENH}		1.0			V
EN Falling Threshold	V_{ENL}				0.4	V
Thermal Shutdown Temperature	T_{SD}			150		$^\circ C$
Thermal Shutdown Hysteresis	T_{HYS}			20		$^\circ C$







Note 1: Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


Note 2: θ_{JA} of SY6307BSCC is measured in the natural convection at $T_A = 25^\circ C$ on a two-layer Silergy evaluation board. θ_{JC} measurement. Paddle of DFN 1.2x1.2-6 package is the case position for SY6307BSCC.

Note 3: The device is not guaranteed to function outside its operating conditions.


Typical Performance Characteristics









Time (800us/div)




Time (800us/div)




Time (800us/div)





Time (800us/div)



Time (800us/div)



Time (800us/div)



Operation Information

The SY6307B is a low dropout LDO regulator with a compact DFN1.2×1.2-6 package, capable of delivering up to 500mA output current.

Input Capacitor C_{IN}

A 1μF input capacitor is required between the device input pin and the ground pin. A typical X5R or better grade ceramic capacitor with 6V rating is recommended in this application. This input capacitor must be placed close to the device to assure input stability. A lower ESR capacitor allows the use of smaller capacitance, while higher ESR type requires larger capacitance.

Output Capacitor C_{OUT}


For transient stability, SY6307B is designed specifically to work with very small ceramic output capacitor. 2.2μF output capacitor with 10mΩ to 50mΩ ESR range (like X7R or X5R) can be used in this application. Larger capacitance values help to improve transient. The output capacitor's ESR is critical because it forms a zero to provide phase lead which is required for loop stability.

Bias Capacitor C_{BIAS}

A 0.1μF decouple capacitor at least is strongly recommended to place between the Bias pin and the ground pin. It shall be placed close to the device to achieve the best decouple performance.

Bias Voltage Requirement

The BIAS pin is the power supply pin for internal circuit. This pin should be higher than IN and OUT 1.35V to ensure the internal circuit is proper biased. If there is no higher power rail for VBIAS, it is recommended to add 2 diodes or a resistor to reduce the VIN voltage.



No Load Stability

The device will remain stable and in regulation with no external load. This is especially important in CMOS RAM keep-alive applications.

Dropout Voltage

Keep V_{Bias} is higher than V_{OUT}+1.4V, decrease V_{IN} until V_{OUT} starts to decrease, the value V_{IN}-V_{OUT} is defined as V_{IN} dropout voltage. The V_{IN} dropout voltage is the regulator's minimum V_{IN}-V_{OUT}:

$$V_{DROPOUT} = V_{IN} - V_{OUT} = R_{DS(ON)} \times I_{OUT}$$

Current Limit

The minimum current limit of SY6307B is 500mA.

Short-circuit Protection

The SY6307B is short circuit protected and when the event of short circuit comes, the short-circuit control loop will rapidly limit the output current to the current limit value.

Thermal Considerations

The SY6307B can deliver a current of up to 500mA over the full operating junction temperature range. However, the maximum output current must be derated at higher ambient temperature to ensure the junction temperature does not exceed 125°C. With all possible conditions, the junction temperature must be within the range specified under operating conditions. Power dissipation can be calculated based on the output current and the voltage drop across regulator.

$$P_D = (V_{IN} - V_{OUT})I_{OUT}$$

The final operating junction temperature for any set of conditions can be estimated by the following thermal equation:

$$P_{DMAX} = (T_{J(MAX)} - T_A) / \theta_{JA}$$

Where T_{J(MAX)} is the maximum junction temperature of the die and T_A is the maximum ambient temperature.

Layout Design

Good board layout practices must be used or instability can be induced because of ground loops and voltage drops, and large PCB copper area can improve the thermal performance. The input and output capacitors MUST be directly connected to the input, output and ground pins of the device using traces which have no other currents flowing through them. The best way to do this is to layout C_{IN} and C_{OUT} near the device with short traces to the IN, OUT and ground pins.

Below is the recommended PCB Layout diagram:






Figure4. PCB Layout Suggestion


DFN1.2×1.2-6 Package Outline Drawing




Top view



Bottom view



Side view




**Recommended PCB layout
(Reference only)**

Notes: All dimension in millimeter and exclude mold flash & metal burr.

Taping & Reel Specification


1. Taping orientation

DFN1.2×1.2



Feeding direction →

2. Carrier Tape & Reel specification for packages



Package type	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
DFN1.2×1.2	8	2	7"	400	160	5000

3. Others: NA



Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
May 28, 2020	Revision 0.9C	Add Bias Voltage Requirement in Operation Information
Mar 21, 2019	Revision 0.9B	Qty per reel change from 10000 to 5000
Mar 20, 2018	Revision 0.9A	1. Update in "Absolute Maximum Ratings" a. Change from "All pins ----- 6.0V" to "IN, OUT, Bias, EN, ADJ ----- -0.3V to 6.0V". b. Change from "Junction Temperature Range ----- 150°C" to "Junction Temperature Range ----- -40°C to 150°C". 2. Update in "Recommended Operating Conditions" Add "IN ----- 0.8V to 5.5V OUT ----- 0.8V to V _{Bias} -1.4V". 3. Update in "Dropout Voltage" in Page9 Change from "When V _{Bias} is high enough" to "Keep V _{Bias} is higher than V _{OUT} +1.4V".
Apr 25, 2017	Revision 0.9	Initial Release



IMPORTANT NOTICE

- 1. Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
- 2. Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
- 3. Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
- 4. Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
- 5. Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
- 6. No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2020 Silergy Corp.

All Rights Reserved.