


### General Description

The SA51023 combines high-performance audio operational amplifier cores with high-precision resistor networks to provide exceptional audio performance. The SA51023 uses an instrumentation amplifier topology with a fixed unity gain to provide high input impedance and a high common-mode rejection ratio (CMRR). Unlike other line receiver products that use a simple four-resistor difference amplifier topology, the SA51023 topology provides excellent CMRR even with mismatched source impedances.

### Ordering Information



Ordering Number	Package type	Note
SA51023HDA	TSSOP14	

### Features

- High Common-mode Rejection: 106dB(Typical)
- High Input Impedance: 1MΩ Differential
- Ultra-low Total Harmonic Distortion + Noise: <0.001%
- Low Quiescent Current: 4.1mA (Typical)
- Short-circuit Protection
- Integrated EMI Filters
- Wide Supply Range: 4.5V to 18V
- Qualified According to AEC-Q100 Grade 1
- -40°C to 125°C Ambient Temperature Range
- Available in Small TSSOP-14 Package

### Applications

- Differential Audio Interfaces
- Audio Input Circuitry
- Line Drivers
- Audio Power Amplifiers
- Audio Analyzers
- High-End Audio and Video (A/V) Receivers

### Typical Application

The SA51023 device is designed to require a minimum number of external components to achieve data sheet level performance in audio line-receiver applications. Figure1 shows the professional audio applications of SA51023. The line receiver recovers a differential audio signal which may have been affected by significant common-mode noise.





Figure 1. Typical Application

## Pinout (top view)



(TSSOP14)

Top Mark: **BYY**.xyz (device code: **BYY**, x=*year code*, y=*week code*, z=*lot number code*)

## Pin Description

Pin Name	Pin No.	TYPE <sup>(1)</sup>	Pin Description
VCC	1		Positive (highest) power supply.
IN+	2	I	Non-inverting input.
COM	3	I	Input common.
IN-	4	I	Inverting input.
NC	5,6,7,8,9		No connection.
VMID(OUT)	10	O	Buffered output of internal supply divider.
VMID(IN)	11	I	Input node of internal supply divider. Connect a capacitor to this pin to reduce noise from the supply divider circuit.
REF	12	I	Reference input, This pin must be driven from a low impedance.
OUT	13	O	Output.
GND	14		Ground pin.

Note: (1) TYPE: I = input; O = output.

## Block Diagram




Figure 2. Block Diagram



---

### Absolute Maximum Ratings (Note 1)

V <sub>CC</sub> , Supply Voltage	-0.3V to 30V
Input Pins Voltage	-0.3V to V <sub>CC</sub> +0.3V
Input Pins Current	±10mA
Package Thermal Resistance (Note 2)	
θ <sub>JA</sub>	95°C/W
θ <sub>JC</sub> (top)	15°C/W
θ <sub>JB</sub>	47°C/W
ψ <sub>JT</sub>	0.84°C/W
Operating Temperature Range	-55°C to 125°C
Junction Temperature Range	150°C
Storage Temperature Range	-65°C to 150°C

### Recommended Operating Conditions

V <sub>CC</sub> , Supply Voltage Range	4.5V to 18V
Input Pins Voltage Range	-0V to V <sub>CC</sub>
Ambient Temperature Range	-40 to 125°C

## Electrical Characteristics

$T_A = -40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ ,  $V_{CC} = 4.5\text{V}$  to  $18\text{V}$ ,  $V_{CM} = V_{OUT} = \text{mid supply}$ , and  $R_L = 2\text{k}\Omega$ , unless otherwise specified.

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
<b>Audio Performance</b> (Note 4)						
Total Harmonic Distortion + Noise	THD+N	$V_O=3\text{VRMS}$ , $f=1\text{kHz}$ , 90kHz measurement bandwidth, $V_{CC}=18\text{V}$		0.0007%		
Intermodulation Distortion	IMD	SMPTE and DIN two-tone, 4:1 (60Hz and 7kHz), $V_O=3\text{VRMS}$ , 90kHz measurement bandwidth		0.0011%		
		CCIF twin-tone (19kHz and 20kHz), $V_O=3\text{VRMS}$ , 90kHz measurement bandwidth		0.00027%		
<b>AC Performance</b> (Note 4)						
Small Signal Bandwidth	BW	$V_{OUT}=0.1V_P$		3.5		MHz
Slew Rate	SR			3		V/ $\mu\text{s}$
Full-power Bandwidth (Note 3)		$V_{OUT}=1V_P$		0.47		MHz
Phase Margin	PM	$C_L = 20\text{ pF}$		80.5		$^{\circ}$
		$C_L = 200\text{ pF}$		76.5		$^{\circ}$
Settling Time	$t_s$	To 0.01%, $V_{CC}=18\text{V}$ , 10V step		2.2		$\mu\text{s}$
Overload Recovery Time					330	ns
EMI/RFI Filter Corner Frequency (Note 5)				80		MHz
<b>Noise</b> (Note 4)						
Output Voltage Noise		$f = 20\text{Hz}$ to $20\text{kHz}$ , no weighting		6		$\mu\text{VRMS}$
				-104.7		dBu
Output Voltage Noise Density (Note 5)	$e_n$	$f = 100\text{Hz}$		90		$\text{nV}/\sqrt{\text{Hz}}$
		$f = 1\text{kHz}$		45		
<b>Offset Voltage</b>						
Output Offset Voltage	$V_{OS}$			$\pm 1$	$\pm 4$	mV
Output Offset Voltage Drift (Note 5)	$dV_{OS}/dT$			3		$\mu\text{V}/^{\circ}\text{C}$
Power-supply Rejection Ratio (Note 4)	PSRR			2		$\mu\text{V}/\text{V}$
<b>Gain</b> (Note 4)						
Gain				1		V/V
Gain Error				0.08%		
Gain Nonlinearity (Note 5)				1	5	ppm
<b>Input Voltage Range</b>						
Common-mode Voltage Range	$V_{CM}$		0.25		$V_{CC} - 2$	V



Common-mode Rejection Ratio	CMRR	$0.25V \leq V_{CM} \leq V_{CC}-2V$ , REF and COM pins connected to $V_{MID(OUT)}$ , $V_{CC}=18V$	90	106		dB	
<b>Input Impedance</b>							
Differential			850	1000	1150	k $\Omega$	
Common-mode			212.5	250	287.5	k $\Omega$	
Input Resistance Mismatch				0.01%	0.25%		
<b>Supply Divider Circuit (Note 4)</b>							
Nominal Output Voltage				$V_{CC}/2$		V	
Output Voltage Offset		$V_{MID(IN)} = V_{CC}/2$		1	4	mV	
Input Impedance		$V_{MID(IN)}$ pin, $f=1kHz$		240		k $\Omega$	
Output Resistance		$V_{MID(OUT)}$ pin		0.96		$\Omega$	
Output Voltage Noise		20Hz to 20kHz, $C_{MID}=1\mu F$		2.7		$\mu V_{RMS}$	
Output Capacitive Load Limit		Phase Margin $> 45^\circ$ , $R_{ISO}=0\Omega$		150		pF	
<b>Output</b>							
Voltage Output Swing from Rail	$V_O$	Positive rail	$R_L = 2k\Omega$	160	280	400	mV
			$R_L = 600\Omega$	650	850	1200	
		Negative rail	$R_L = 2k\Omega$	100	180	250	
			$R_L = 600\Omega$	330	550	800	
Output Impedance (Note 4)	$Z_{OUT}$	$T_A=25^\circ C, f \leq 100kHz$ , $I_{OUT} = 0A$		0.96		$\Omega$	
Short-circuit Current	$I_{SC}$	$V_{CC}=18V$		$\pm 70$	$\pm 83$	mA	
<b>Power Supply</b>							
Quiescent Current	$I_Q$	$I_{OUT} = 0 A$		4.1	5.1	mA	

**Note 1:** Stresses listed as the above “Absolute Maximum Ratings” may cause permanent damage to the device. These are for stress ratings. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may remain possibility to affect device reliability.

**Note 2:**  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25^\circ C$  on a high effective four layer thermal conductivity test board of JEDEC 51-7 .







**Note 3:** Full-power bandwidth =  $SR / (2\pi \times V_P)$ , where SR = slew rate.




**Note 4:** Typical value tested on demonstration board is guaranteed by design.

**Note 5:** Specified by design and characterization.

## Typical Performance Characteristics

$T_A=25^\circ\text{C}$ ,  $V_{CC}=18\text{V}$ ,  $V_{CM} = V_{OUT} = \text{midsupply}$ , and  $R_L = 2\text{ k}\Omega$  (unless otherwise noted)





## Operation

### Audio Signal Path

The basic elements present in audio signal pathway of the SA51023 shows in Figure3. The primary elements include: input biasing resistors, electromagnetic interference (EMI) filtering, input buffers, and a difference amplifier. The primary role of an audio line receiver is to convert a differential input signal into a single-ended output signal while rejecting noise that is common to both inputs (common-mode noise). The difference amplifier (which consists of an op amp and four matched 10kΩ resistors) accomplishes this task. The basic transfer function of the circuit is shown in Equation 1:

$$V_{OUT} = (V_{IN+} - V_{IN-}) + V_{REF} \quad (1)$$




Figure 3. Audio Signal Path

The input buffers prevent external resistances (such as those from the PCB, connectors, or cables) from ruining the precise matching of the internal 10kΩ resistors which would degrade the high common-mode rejection of the difference amplifier. As is typical of many amplifiers, a small bias current flows into or out of the buffer amplifier inputs. This current must flow to a common potential for the buffer to function properly. The input biasing resistors provide an internal pathway for this current to the COM pin. The COM pin connects to the output of the internal supply divider (VMID(OUT)). Finally, EMI filtering is added to the input buffers to prevent high-frequency interference signals from propagating through the audio signal pathway.

### Supply Divider

The SA51023 integrates a supply-divider circuit which may bias the input common-mode voltage and output reference voltage to the halfway point between the applied power supply voltages. The nominal output voltage of the supply divider circuit is shown in Equation 2:

$$V_{MID(OUT)} = \frac{V_{CC}}{2} \quad (2)$$

Figure4 illustrates the internal topology of the supply-divider circuit. The supply divider consists of two 500kΩ resistors connected between the VCC and GND pins of the SA51023. The noninverting input of a buffer amplifier is connected to the midpoint of the voltage divider that is formed by the 500kΩ resistors. The buffer amplifier provides a low-impedance output that is required to bias the REF pins without degrading the CMRR.




Figure 4. Internal Supply Divider Circuit


### Thermal Shutdown

If the junction temperature of the SA51023 exceeds approximately 170°C, a thermal shutdown circuit will disable the amplifier to protect the device from damage. The amplifier will be automatically re-enabled after the junction temperature falls below the shutdown threshold temperature. If the condition that caused excessive power dissipation is not removed, the amplifier will oscillate between a shutdown and enabled state until the output fault is corrected.


### Single-Supply Operation

The SA51023 is used on single power supplies ranging from 4.5V to 18V. Use the COM and REF pins to level shift the internal voltages into a linear operating condition. Ideally, connecting the REF and COM pins to a midsupply potential (such as the VMID(OUT) pin) avoids saturating the output of the internal amplifiers.


### TSSOP14 Package Outline Drawing




**Top view**



**Side view**



**Front view**




**Recommended PCB layout  
(Reference only)**

**Notes: 1, All dimension in millimeter and exclude mold flash & metal burr;**


## Taping & Reel Specification

### 1. Taping Orientation

TSSOP14



### 2. Carrier Tape & Reel Specification for Packages



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
TSSOP14E	12	8	13"	400	400	2500

### 3. Others: NA

---

**IMPORTANT NOTICE**

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
2. **Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
5. **Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
6. **No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: [www.silergy.com](http://www.silergy.com)

© 2021 Silergy Corp.

**All Rights Reserved.**