General Description

SY58237C is a single stage Flyback regulator targeting at LED lighting applications.

SY58237C integrates a 650V MOSFET to decrease physical volume. It adopts the proprietary control architecture to achieve an accurate regulation of LED current, Quasi-Resonant valley turn-on for high efficiency operation. Proprietary self-bias technique saves the bias supply and reduces the start up time.

SY58237C integrates open/short LED protection and eliminates the need for opto-coupler or auxiliary winding (in floating switch application), thus minimizing the component count and board size.

Ordering Information

SY58237□(□□)□
- Temperature Code
- Package Code
- Optional Spec Code

Ordering Number	Package type	Note
SY58237CAGC	DIP8	----

Features

- Integrated 650V MOSFET
- Quasi-Resonant (QR) Mode to Achieve Low Switching Losses
- No Opto-coupler or Auxiliary Winding for Feedback in the Proprietary Floating Switch Configuration.
- Reliable Short LED and Open LED Protection
- Thermal Foldback Function
- Jitter Function for Reduced EMI
- RoHS Compliant and Halogen Free
- Compact Package: DIP8

Applications

- LED Lighting

Typical Applications



Fig.1 Schematic Diagram

Pinout (top view)



(DIP8)

Top Mark: CGL*xyz* (device code: CGL, ***x=year code, y=week code, z= lot number code***)

Pin Name	Pin number	Pin Description
GND	1	Ground Pin.
ISEN	2	Current set pin. Connect a resistor to program the reference output current. $I_O = \frac{V_{REF} \times N_{PS}}{2 \times R_{ISEN}}$
VSEN	3	Voltage sense pin. Connect to a resistor divider of inductor or auxiliary winding to sense output voltage.
VCC	4	Power supply pin.
LX	5-8	Internal HV MOSFET drain pin. Pin 5 is NC, connected to LX externally for thermal performance.

Block Diagram



Fig.2 Simplified block diagram

Absolute Maximum Ratings (Note 1)

ISEN ---------- -0.3V~3.6V
VSEN ---------- -0.3V~16V
VCC ---------- -0.3V~20V
LX---------- 650V
Power Dissipation, @ TA = 25°C DIP8----------0.6W
Package Thermal Resistance (Note 2)
DIP8, θ_{JA}---------- 68°C/W
DIP8, θ_{JC}---------- 55°C/W
Lead Temperature (Soldering, 10 sec.) ---------- 260°C
Storage Temperature Range ---------- -65°C to 150°C

Electrical Characteristics

(V_{VCC}= 12V (Note 3), T_A = 25°C unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Power Supply Section						
VCC Turn-on Threshold	V_{VCC_ON}		13	14	15	V
VCC Turn-off Threshold	V_{VCC_OFF}		6	7	8	V
Start up Current	I_{ST}	VCC=13V	19	32	42	μA
Quiescent Current	I_Q	VCC=15V	110	160	220	μA
Shunt Current	I_{Shunt}	VCC=V_{VCC_ON}+4V	10	17	23	mA
VSEN Pin Section						
VSEN Pin Reference Voltage	V_{VSEN_OVP}		1.43	1.5	1.58	V
Driver Section						
Min ON Time	T_{ON_MIN}			450		ns
Max ON Time	T_{ON_MAX}			13		μs
Min OFF Time	T_{OFF_MIN}			1.7		μs
Max OFF Time	T_{OFF_MAX}			480		μs
Max Switching Frequency	F_{MAX}			150		kHz
ISEN Pin Section						
Current Limit Threshold Voltage	V_{ISEN_OCP}		450	485	520	mV
Current Reference	V_{ISEN}		294	300	306	mV
Integrated MOSFET Section						
BV of HV MOSFET	V_{BV}		650			V
Rdson of HV MOSFET	R_{DSON}		1.8	2.7	3.6	Ω
Thermal Section						
Thermal Foldback Temperature	T_{FB}			155		ºC

Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ_{JA} is measured in the natural convection at T_A = 25°C on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard. Test condition: Device mounted on 2" x 2" FR-4 substrate PCB, 2oz copper, with minimum recommended pad on top layer and thermal vias to bottom layer ground plane.

Note 3: Increase VCC pin voltage gradually higher than V_{VCC_ON} voltage then turn down to 12V.

Operation

SY58237C is a constant current Flyback regulator targeting at LED lighting applications.

In order to reduce the switching losses and improve EMI performance, Quasi-Resonant switching mode is applied, which means to turn on the power MOSFET at valley of drain voltage.

Proprietary self-bias technique eliminates the need for bias winding thus minimizes the PCB footprint and associated power loss.

Short Circuit Protection (SCP) works in hiccup mode. The resulting short circuit power loss is much less than continuous working mode.

SY58237C also provides reliable protections such as Open LED Protection (OLP), Over Temperature Protection (OTP), etc.

SY58237C is available with DIP8 package.

Applications Information

Start up

After DC BUS is powered on, the capacitor C_{VCC} across VCC and GND pin is charged up by BUS voltage through a start up resistor R_{ST}. Once V_{VCC} rises up to V_{VCC_ON}, the internal blocks start to work. Then IC can be supplied at every switching cycle. The supply current is balanced with IC consumption current to maintain V_{VCC} above V_{VCC_OFF}.

The whole start up procedure is divided into two sections shown below. t_{STC} is the C_{VCC} charged up section, and t_{STO} is the time V_{VCC} continue rising and clamped at V_{VCC_Shunt}.



Fig.3 Start up

The start up resistor R_{ST} and C_{VCC} are designed by rules below:

(a) Preset start-up resistor R_{ST}, make sure that the current through R_{ST} is larger than I_{ST}.

$$R_{ST} < \frac{V_{BUS}}{I_{ST}}$$

Where V_{BUS} is the BUS line voltage.

(b) Select C_{VCC} to obtain an ideal start up time t_{ST}.

$$C_{VCC} = \frac{\left(\frac{V_{BUS}}{R_{ST}} - I_{ST}\right) \times t_{ST}}{V_{VCC-ON}}$$

Proprietary self-bias technique allows C_{VCC} to be charged every switching cycle. There is no need to add auxiliary winding for power supply. C_{VCC} can be chosen with small value and small package to save cost.

Shut down

After DC BUS is powered off, the energy stored in the BUS capacitor will be discharged. When power supply for IC is not enough, V_{VCC} will drop down. Once V_{VCC} is below V_{VCC_OFF}, the IC will stop working.

Constant-current Control

Primary side control is applied to eliminate secondary feedback circuit or opto-coupler, which reduces the circuit cost. The switching waveforms are shown in Fig.4.

The output current I_{OUT} can be represented by,

$$I_{OUT} = \frac{I_{SP}}{2} \times \frac{t_{DIS}}{t_S}$$

Where I_{SP} is the peak current of the secondary side; t_{DIS} is the discharge time of Flyback transformer; t_S is the switching period.

The secondary peak current is related with primary peak current, if the effect of the leakage inductor is neglected.



Fig.4 switching waveforms

$$I_{SP} = N_{PS} \times I_{PP}$$

Where N_{PS} is the turns ratio of primary to secondary of the Flyback transformer. Thus, I_{OUT} can be represented by

$$I_{OUT} = \frac{N_{PS} \times I_{PP}}{2} \times \frac{t_{DIS}}{t_S}$$

The primary peak current I_{PP} is detected by ISEN pin, and inductor current discharge time t_{DIS} is detected by internal circuit, which is shown in Fig.5. These singals are processed and applied to the negative input of the gain modulator. In static state, the positive and negative inputs are equal.

$$V_{REF} = I_{PP} \times R_S \times \frac{t_{DIS}}{t_S}$$



Fig.5 Output current detection diagram

Finally, the output current I_{OUT} can be represented by

$$I_{OUT} = \frac{V_{REF} \times N_{PS}}{R_S \times 2}$$

Where V_{REF} is the internal reference voltage; R_S is the current sense resistor. I_{OUT} can be programmed by N_{PS} and R_S.

$$R_S = \frac{V_{REF} \times N_{PS}}{I_{OUT} \times 2}$$

Quasi-Resonant Operation

QR mode operation provides low switching losses for Flyback converter.



Fig.6 QR mode operation

The voltage across drain and source of the MOSFET is reflected by a resistor divider across Inductor. VSEN pin detects the voltage via this resistor divider. When the voltage across drain and source of the MOSFET is at voltage valley, the MOSFET would be turned on.

Over Voltage Protection (OVP) & Open LED Protection (OLP)



Fig.7 OVP&OLP

The output voltage is reflected by a resistor divider across Inductor to VSEN pin. When the load is null or large transient happens, the output voltage will exceed the rated value. When V_{VSEN} exceeds V_{VSEN_OVP}, the over voltage protection is triggered and the IC will discharge V_{VCC} by an internal current source I_{VCC_OVP}. Once V_{VCC} is below V_{VCC_OFF}, the IC will shut down and be charged again by BUS voltage through start up resistor. If the over voltage condition still exists, the system will operate in hiccup mode.

Thus, the resistor divider is related with the OVP function.

$$V_{OVP} = \frac{R_{ZCSD} + R_{ZCSU}}{R_{ZCSD}} \times \frac{V_{VSEN\_OVP}}{N_{PS}}$$

Where V_{OVP} is the output over voltage specification. R_{ZCSU} and R_{ZCSD} compose the resistor divider.

Short Circuit Protection (SCP)

When the output is shorted, demagnetizing voltage of inductor is zero, so t_{OFF} will be clamped at t_{OFF_MAX}, when t_{OFF_MAX} shows up for 64 times, SCP is triggered and the IC will discharge V_{VCC} by an internal current source I_{VCC_SCP}. Once V_{VCC} is below V_{VCC_OFF}, the IC will shut down and be charged again by BUS voltage through start up resistor. If the short circuit condition still exists, the system will operate in hiccup mode.

Thermal Function

If the junction temperature T_J is higher than T_{FB}, the output current will be folded back to decrease LED temperature. With this function, high reliability is achieved.



Fig.8 typical thermal foldback curve

Power Device Design

MOSFET and Diode

When the operation condition is with maximum input voltage and full load, the voltage stress of MOSFET and secondary power diode is maximized;

$$V_{MOS\_DS\_MAX} = V_{DC\_MAX} + N_{PS} \times (V_{OUT} + V_{D\_F}) + \Delta V_S$$

$$V_{D\_R\_MAX} = \frac{V_{DC\_MAX}}{N_{PS}} + V_{OUT}$$

Where $V_{DC\text{-}MAX}$ is maximum input voltage; N_{PS} is the turns ratio of the Flyback transformer; V_{OUT} is the rated output voltage; $V_{D\text{-}F}$ is the forward voltage of secondary power diode; ΔV_S is the overshoot voltage clamped by RCD snubber during OFF time.

When the operation condition is with minimum input voltage and full load, the current stress of MOSFET and power diode is maximized.

$$I_{MOS\_PK\_MAX} = I_{P\_PK\_MAX}$$

$$I_{MOS\_RMS\_MAX} = I_{P\_RMS\_MAX}$$

$$I_{D\_PK\_MAX} = N_{PS} \times I_{P\_PK\_MAX}$$

$$I_{D\_AVG} = I_{OUT}$$

Where $I_{P\text{-}PK\text{-}MAX}$ and $I_{P\text{-}RMS\text{-}MAX}$ are maximum primary peak current and RMS current, which will be introduced later.

Transformer (N_{PS} and L_M)

N_{PS} is limited by the electrical stress of the power MOSFET:

$$N_{PS} \le \frac{V_{MOS\_(BR)DS} \times 90\% - V_{DC\_MAX} - \Delta V_S}{V_{OUT} + V_{D\_F}}$$

Where $V_{MOS\text{-}(BR)DS}$ is the breakdown voltage of the power MOSFET(650V).

In Quasi-Resonant mode, each switching period cycle t_S consists of three parts: current rising time t_1, current falling time t_2 and quasi-resonant time t_3 shown in below.



Fig.10 switching waveforms

(a) Select N_{PS}

$$N_{PS} \le \frac{V_{MOS\_(BR)DS} \times 90\% - V_{DC\_MAX} - \Delta V_S}{V_{OUT} + V_{D\_F}}$$

(b) Preset minimum frequency $f_{S\text{-}MIN}$

(c) Compute t_S,t_1

$$t_S = \frac{1}{f_{S\_MIN}}$$

$$t_1 = \frac{t_S \times N_{PS} \times (V_{OUT} + V_{D\_F})}{V_{DC} + N_{PS} \times (V_{OUT} + V_{D\_F})}$$

(d) Design inductance L_M

$$L_M = \frac{V_{DC}^2 \times t_1^2 \times \eta}{2 \times P_{OUT} \times t_S}$$

(e) Compute t_3

$$t_3 = \pi \times \sqrt{L_M \times C_{Drain}}$$

Where C_{Drain} is the parasitic capacitance at drain of MOSFET.

(f) Compute primary maximum peak current $I_{P\text{-}PK\text{-}MAX}$ and RMS current $I_{P\text{-}RMS\text{-}MAX}$ for the transformer fabrication.

$$I_{P\_PK\_MAX} = \frac{P_{OUT} \times [\frac{L_M}{V_{DC}} + \frac{L_M}{N_{PS} \times (V_{OUT} + V_{D\_F})}]}{+ \frac{\sqrt{P_{OUT}^2 \times [\frac{L_M}{V_{DC}} + \frac{L_M}{N_{PS} \times (V_{OUT} + V_{D\_F})}]^2 + L_M \times \eta \times P_{OUT} \times t_3}}{L_M \times \eta}}$$

Where η is the efficiency; P_{OUT} is rated full load power.

$$t_S' = \frac{\eta \times L_M \times I_{P\_PK\_MAX}^2}{2P_{OUT}}$$

$$t_1' = \frac{L_M \times I_{P\_PK\_MAX}}{V_{DC}}$$

$$I_{P\_RMS\_MAX} = I_{P\_PK\_MAX} \times \sqrt{\frac{t_1'}{3t_S'}}$$

(g) Compute secondary maximum peak current $I_{S\text{-}PK\text{-}MAX}$ and RMS current $I_{S\text{-}RMS\text{-}MAX}$ for the transformer fabrication.

$$I_{S\_PK\_MAX} = N_{PS} \times I_{P\_PK\_MAX}$$

$$t_2 = t_S' - t_1' - t_3$$

$$I_{S\_RMS\_MAX} = I_{S\_PK\_MAX} \times \sqrt{\frac{t_2}{3t_S'}}$$

Transformer Design (N_P, N_S)

The design of the transformer is similar with ordinary flyback transformer. The parameters below are necessary:

Necessary parameters	
Turns ratio	N_{PS}
Inductance	L_M
Primary limitation peak current	$I_{P\text{-}PK\text{-}LIMIT}$
Primary maximum RMS current	$I_{P\text{-}RMS\text{-}MAX}$
Secondary maximum RMS current	$I_{S\text{-}RMS\text{-}MAX}$

The design rules are as followed:

(a) Select the magnetic core style, identify the effective area A_e

(b) Preset the maximum magnetic flux ΔB

$$\Delta B = 0.3 \sim 0.35T$$

(c) Compute primary turn N_P

$$I_{P\_PK\_LIMIT} = \frac{V_{ISEN\_OCP}}{R_S}$$

$$N_P = \frac{L_M \times I_{P\_PK\_LIMIT}}{\Delta B \times A_e}$$

(d) Compute secondary turn N_S

$$N_S = \frac{N_P}{N_{PS}}$$

(e) Select an appropriate wire diameter

With $I_{P\text{-}RMS\text{-}MAX}$ and $I_{S\text{-}RMS\text{-}MAX}$, select appropriate wire to make sure the current density ranges from 4A/mm^2 to 10A/mm^2.

(f) If the winding area of the core and bobbin is not enough, reselect the core style, go to **(a)** and redesign the transformer until the ideal transformer is achieved.

Output Capacitor C_{OUT}

Preset the output current ripple ΔI_{OUT}, C_{OUT} is induced by

$$C_{OUT} = \frac{(I_{S\_PK\_MAX} - I_{OUT})^2 \times (t_S - t_1)}{2R_{LED} \times I_{S\_PK\_MAX} \times ESR \times \Delta I_{OUT}}$$

Where I_{OUT} is the rated output current; ΔI_{OUT} is the demanded current ripple; ESR is the equivalent series resistance of output capacitor; R_{LED} is the equivalent series resistor of the LED load.

RCD Snubber for MOSFET

The power loss of the snubber P_{RCD} is evaluated first

$$P_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D\_F}) + \Delta V_S}{\Delta V_S} \times \frac{L_K}{L_M} \times P_{OUT}$$

Where N_{PS} is the turns ratio of the flyback transformer; V_{OUT} is the output voltage; $V_{D\text{-}F}$ is the forward voltage of the power diode; ΔV_S is the overshoot voltage clamped by RCD snubber; L_K is the leakage inductor; L_M is the inductance of the flyback transformer; P_{OUT} is the output power.

The R_{RCD} is related with the power loss:

$$R_{RCD} = \frac{(N_{PS} \times (V_{OUT} + V_{D\_F}) + \Delta V_S)^2}{P_{RCD}}$$

The C_{RCD} is related with the voltage ripple of the snubber $\Delta V_{C\text{-}RCD}$:

$$C_{RCD} = \frac{N_{PS} \times (V_{OUT} + V_{D\_F}) + \Delta V_S}{R_{RCD} \times f_S \times \Delta V_{C\_RCD}}$$

Optional Capacitor C4 for EMI

In order to pass the EMI test, optional capacitor C4 can be used. A ceramic capacitor C4 is often placed on the ISEN pin to LX pin. The capacitance of C4 is recommended to be 0 ~ 47pF.

DIP8 Package Outline



Side view A



Side view B



Top view

Notes: **All dimension in millimeters and exclude mold flash & metal burr**

Taping Specification

Taping orientation

DIP8



Package types	Tube length(mm)	Tube width(mm)	Tube Height(mm)	Qty per tube (pcs)	Qty per box
DIP8	520+/-10	11.7+/-2	10.7+/-0.5	50	2000

Others: NA

Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
July 16,2020	Revision 0.9	Initial Release

IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. **No offer to sell or license**. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com