



General Description


The SQ24370E device a very small supervisory circuit that monitor voltage greater than 500mV with a 1% threshold accuracy and offer adjustable delay time using external capacitor. The SQ24370E has a logic enable pin to power on and off the output.

The SQ24370E operates from 1.7V to 6.5V and has a typical quiescent current of 9µA with an open drain output rated at 18V. The SQ24370E is available in an ultra-small DFN package and is fully specified over the temperature range of T_J=-40°C to 125°C.

Features

- Adjustable Threshold Down to 500mV
- Threshold Accuracy: 1% Over temperature
- Capacitor-adjustable Delay Time
- Low Quiescent Current: 9µA (typ.)
- External Enable Input
- Open Drain Output (Rated at 18V)
- Temperature Range: -40°C to 125°C
- RoHS Compliant and Halogen Free
- Compact Package Minimizes Board Space: DFN1.45mm×1.0mm - 6

Ordering Information



Ordering Number	Package type	Note
SQ24370EDTD	DFN1.45×1-6	--

Applications

- DSPs, Microcontrollers, and Microprocessors
- Notebook and Desktop Computers
- PDAs and Handheld Products
- Portable and Battery-powered Products
- FPGAs and ASICs

Typical Applications





Figure1. Schematic Diagram

Pinout



Top Mark: bxyz (device code: b, x=year code, y=week code, z= lot number code)

Pin Name	Pin NO.	I/O	Pin Description
EN	1	I	Active high input. Driving EN low immediately makes OUT go low, independent of V_{SENSE} . With V_{SENSE} already above V_{IT+} , drive EN high to make OUT go high after the capacitor-adjust delay time.
GND	2		Ground.
SENSE	3	I	This pin is connected to the voltage that is monitored with the use of an external resistor. The output asserts after the capacitor-adjustable delay time when V_{SENSE} rises above 0.5V and EN is asserted. The output de-asserts after a minimal propagation delay (16 μ s) when V_{SENSE} falls below $V_{IT+} - V_{HYS}$.
OUT	4	O	OUT is an open drain output that is immediately driven low after V_{SENSE} falls below ($V_{IT+} - V_{HYS}$) or the EN input is low. OUT goes high after the capacitor-adjustable delay time when V_{SENSE} is greater than V_{IT+} and the EN pin is high. Open drain device can be pulled up to 18V independent of VCC; Pull-up resistor is required for this device.
CT	5	I	Capacitor-adjustable delay. The CT pin offers a user-adjustable delay time. Connecting this pin to a ground referenced capacitor sets the delay time for SENSE rising above 0.5V to OUT asserting. $t_{pd(r)}(s) = [C_{CT}(\mu F) \times 4] + 40\mu s$
VCC	6	I	Supply Voltage Input. Connect a 1.7V to 6.5V supply to VCC to power the device. It is good analog design practice to place a 0.1 μ F ceramic capacitor close to this pin.

Block Diagram




Figure2. Block Diagram

Absolute Maximum Ratings (Note 1)

VCC	-----	-0.3V to 7V
CT	-----	-0.3V to VCC + 0.3V
EN, SENSE	-----	-0.3V to 7V
OUT (Open Drain)	-----	-0.3V to 20V
OUT Current	-----	±10mA
Power Dissipation, P _D @ T _A = 25°C	-----	0.34W
Package Thermal Resistance (Note 2)		
θ _{JA}	-----	293.8°C/W
θ _{JC}	-----	165.1°C/W
Junction Temperature Range	-----	-40°C to 125°C
Lead Temperature (Soldering, 10 sec.)	-----	260°C
Storage Temperature Range	-----	-65°C to 150°C

Recommended Operating Conditions (Note 3)

VCC	-----	1.7V to 6.5V
CT	-----	0V to 6.5V
EN, SENSE	-----	0V to 6.5V
OUT (Open Drain)	-----	0V to 18V
OUT Current	-----	0.0003mA to 1mA

Electrical Characteristics

Over the operating temperature range of $T_J = -40^{\circ}\text{C}$ to 125°C , and $1.7\text{V} < V_{CC} < 6.5\text{V}$, unless otherwise noted. Typical values are at $T_J = 25^{\circ}\text{C}$ and $V_{CC} = 3.3\text{V}$.

Parameter	Symbol	Test Conditions	Min	Typ	Max	Unit
Input Voltage Range	V_{CC}	$T_J = -40^{\circ}\text{C}$ to 125°C	1.7		6.5	V
Power On Reset Voltage	V_{POR}	$V_{OL(max)} = 0.2\text{V}$, $I_{OUT} = 15\mu\text{A}$ (Note 4)		0.72		V
Supply Current (into VCC pin)	I_{CC}	$V_{CC}=3.3\text{V}$, $T_A=25^{\circ}\text{C}$, No load		9	12	μA
		$V_{CC}=3.3\text{V}$, $T_A=125^{\circ}\text{C}$, No load		12	14	μA
		$V_{CC}=6.5\text{V}$, $T_A=25^{\circ}\text{C}$, No load		11	13.5	μA
		$V_{CC}=6.5\text{V}$, $T_A=125^{\circ}\text{C}$, No load		14	16	μA
Positive-going Input Threshold Voltage	V_{IT+}	V_{SENSE} rising, $-40^{\circ}\text{C} < T_J < 125^{\circ}\text{C}$	0.495	0.5	0.505	V
Hysteresis Voltage	V_{HYS}	V_{SENSE} falling		5		mV
SENSE Input Current	I_{SENSE}	$V_{SENSE} = 0\text{V}$ to V_{CC} (Note 5)	-15		15	nA
CT Pin Charge Current	I_{CT}		260	310	360	nA
CT Pin Comparator Threshold Voltage	V_{CT}		1.18	1.238	1.299	V
CT Pin Down Resistance	R_{CT}			200		Ω
Low-level Input Voltage	V_{IL}				0.4	V
High-level Input Voltage	V_{IH}		1.4			V
Under Voltage Lockout	V_{UVLO}	V_{CC} falling, (Note 6)	1.3		1.7	V
EN Leakage		EN = V_{CC} or GND	-100		100	nA
Low-level Output Voltage	V_{OL}	$V_{CC} \geq 1.2\text{V}$, $I_{SINK} = 90\mu\text{A}$			0.3	V
		$V_{CC} \geq 2.25\text{V}$, $I_{SINK} = 0.5\text{mA}$			0.3	V
		$V_{CC} \geq 4.5\text{V}$, $I_{SINK} = 1\text{mA}$			0.4	V
Open-drain Output Leakage Current	$I_{LKG(OD)}$	V_{OUT} high impedance = 18V		20		nA

Timing Requirements

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
SENSE (Rising) to OUT Propagation Delay	$t_{PD(r)}$	V_{SENSE} rising, $C_{CT} = \text{open}$		40		μs
		V_{SENSE} rising, $C_{CT} = 0.047\mu\text{F}$		190		ms
Sense (Falling) to OUT Propagation Delay	$t_{PD(f)}$	V_{SENSE} falling		16		μs
Start-up Delay		(Note 7)		50		μs
EN Pin Minimum Pulse Duration	t_w		1			μs
EN Glitch Rejection	t_{EN_GLH}			100		ns
EN to OUT Delay Time (Output Disable)	t_{d_off}	EN deasserted to output deasserted		200		ns
EN to VOUT Delay Time	t_{d_ct}	EN asserted to output asserted delay, $C_{CT} = \text{open}$		20		μs
		EN asserted to output asserted delay, $C_{CT} = 0.047\mu\text{F}$		190		ms

Note 1: Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ_{JA} is measured in the natural convection at $T_A = 25^\circ\text{C}$ on a low effective single layer thermal conductivity test board of JEDEC 51-3 thermal measurement standard.

Note 3: The device is not guaranteed to function outside its operating conditions

Note 4: The lowest supply voltage (VCC) at which output is active (OUT is low); $t_{r_VCC} > 15 \mu\text{s/V}$. Below V_{POR} , the output cannot be determined.

Note 5: Specified by design.

Note 6: When VCC falls below the UVLO threshold, the output de-asserts (OUT goes low). Below $V(POR)$, the output cannot be determined

Note 7: During power on, VCC must exceed 1.7V for at least 50 μs (plus propagation delay time, $t_{PD(r)}$) before output is in the correct state.

Sequence:
















Figure3. SQ24370E Sequence


Typical Operating Characteristics





Shutdown from SENSE


(V_{CC}=3.3V, EN=3V, SENSE=3V to 0V, C_N=1μF, CT=Null)



Time (2μs/div)

Startup from Enable


(V_{CC}=3.3V, EN=0V to 3V, C_N=1μF, SENSE=3V, CT=47nF)



Time (40ms/div)

Shutdown from Enable


(V_{CC}=3.3V, EN=3V to 0V, C_N=1μF, SENSE=3V, CT=47nF)



Time (200ns/div)

Startup from SENSE


(V_{CC}=3.3V, EN=3V, SENSE=0V to 3V, C_N=1μF, CT=47nF)



Time (40ms/div)

Shutdown from SENSE

(V_{CC}=3.3V, EN=3V, SENSE=3V to 0V, C_N=1μF, CT=47nF)



Time (2μs/div)



Overview

The SQ24370E device a very small supervisory circuit that monitor voltage greater than 500mV with a 1% threshold accuracy and offer adjustable delay time using external capacitor. The SQ24370E has a logic enable pin to power on and off the output.

The SQ24370E operates from 1.7V to 6.5V and has a typical quiescent current of 9µA with an open drain output rated at 18V. The SQ24370E is available in an ultra-small DFN package and is fully specified over the temperature range of TJ=-40°C to 125°C.

Table 1. SQ24370EDTD Truth Table

CONDITIONS		OUTPUT	STATUS
ENABLE = high	SENSE < VIT+	OUT = low	Output not asserted
ENABLE = low	SENSE < VIT+	OUT = low	Output not asserted
ENABLE = low	SENSE > VIT+	OUT = low	Output not asserted
ENABLE = high	SENSE > VIT+	OUT = high	Output asserted after delay

Applications Information

Input Pin (SENSE)

The SENSE input pin allows any system voltage above 0.5 V to be monitored. If the voltage at the SENSE pin exceeds VIT+, and provided that the enable pin is asserted (ENABLE = high), then the output is asserted after the capacitor-adjustable delay time elapses. When the voltage at the SENSE pin drops below (VIT+ - V_{phys}), then the output is de-asserted. The comparator has a built-in hysteresis to ensure smooth output assertions and de-assertions. Although not required in most cases, for extremely noisy applications, it is good analog design practice to place a 1nF to 10nF bypass capacitor at the SENSE input in order to reduce sensitivity to transients and layout parasitic. The target threshold voltage can be calculated by using Equation 1:

$$V_{TARGET} = (1 + R_1/R_2) \times 0.5(V) \quad (1)$$

Output Delay Time Pin (CT)

To program a user-defined, adjustable delay time, an external capacitor must be connected between the CT pin and GND. If the CT pin is left open, there will be a delay of 40 µs. The adjustable delay time can be calculated through Equation 2:

$$tpd(r) (s) = [C_{CT}(\mu F) \times 4] + 40 \mu s \quad (2)$$

The reset delay time is determined by the time it takes an on-chip, precision 310nA current source to charge the external capacitor to 1.24 V. When SENSE > VIT+ and with ENABLE high, the internal current sources are enabled and begin to charge the external

capacitors. When the CT voltage on a capacitor reaches 1.24V, the corresponding OUT is asserted. Note that a low-leakage type capacitor (such as ceramic) should be used, and that stray capacitance around this pin may cause errors in the reset delay time.

Output pin (OUT)

In a typical SQ24370E application, the OUT outputs is connected to a reset/enable input of the processor (DSP, CPU, FPGA, ASIC, and so on) or connected to the enable input of a voltage regulator. The SQ24370E provide open-drain outputs. Pull up resistors must be used to hold these lines high when OUT is asserted. By connecting the pull up resistors to the proper voltage rails, OUT can be connected to other devices at the correct interface voltage levels. The outputs can be pulled up to 18 V independent of the supply voltage (VCC). To ensure proper voltage levels, some thought should be given to choosing the correct pull up resistor values. The ability to sink current is determined by the supply voltage; therefore, if VCC = 5V and the desired output pull up is 18 V, then to obtain a sink current of 1 mA or less (as mentioned in the Electrical Characteristics), the pull up resistor value should be greater than 18 kΩ. By using wired-OR logic, any combination of OUT can be merged into one logic signal.

Enable Function

The enable input allows an external logic signal from other processors, logic circuits, and/or discrete sensors to turn on or turn off the output. The SQ24370E offers an active-high enable input (ENABLE). Driving ENABLE high forces OUT to go high. The 0.4V (maximum) low and 1.4V (minimum) high allow ENABLE to be driven with a 1.5V or greater system supply.

For SQ24370E devices with VSENSE > VIT+, driving ENABLE high makes SENSE_OUT go high after the capacitor-adjustable delay time.

PCB Layout Guide

For best performance of the SQ24370EDTD, the following guidelines must be strictly followed:

1. Keep all power traces as short and wide as possible and use at least 1 ounce copper for all power traces.
2. Place a ground plane under all circuitry to lower both resistance and inductance and improve DC and transient performance.
3. Place the VCC decoupling capacitor close to the device.

4. Avoid using long traces for the VCC supply node. The VCC capacitor (CVCC), along with parasitic inductance from the supply to the capacitor, can form an LC tank and create ringing with peak voltages above the maximum VCC voltage.
5. Input and output capacitors should be placed closed to the IC and connected to ground plane to reduce noise coupling.






Figure4. PCB Layout Suggestion


DFN1.45×1-6 Package Outline Drawing




Top View



Bottom View



Side View



Recommended PCB Layout
(only for reference)

Notes: All dimension in millimeter and exclude mold flash & metal burr.



IMPORTANT NOTICE

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. **Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. **Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. **No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2022 Silergy Corp.

All Rights Reserved.