

General Description

The SA59401 is a high-accuracy, low power analog-to-digital converter (ADC) featuring an integrated 16-bit high-speed ADC, a programmable gain amplifier (PGA), an oscillator, and a high-accuracy temperature sensor. The PGA provides input ranges from $\pm 128\text{mV}$ to $\pm 4.096\text{V}$. Capable of performing conversions at data rates up to 890 samples per second (SPS), the SA59401 enables high-resolution measurements of both small and large signals.

The SA59401 device integrates an input multiplexer (MUX) that supports the measurement of two differential inputs. An integrated high-accuracy temperature sensor can be used for system-level temperature monitoring or cold-junction compensation in thermocouple applications.

The SA59401 transfers data via a Serial Peripheral Interface (SPI™) and operates in continuous-conversion or single-shot modes. In single-shot mode, the device automatically powers down after a conversion, significantly reducing current consumption during idle periods.

The device has a wide power supply range from 2.7V to 5.5V. It is specified over the extended operating temperature range (-40°C to $+125^{\circ}\text{C}$) and is available in an MSOP10 package. These features make it ideal for low-power, space-constrained sensor measurement applications.

Features

- Wide Supply Range: 2.7V to 5.5V
- Low Current Consumption:
 - Continuous Mode: 350 μA
 - Single-Shot Mode: Automatic Power down
- Programmable Data Rate: 8 SPS to 890 SPS
- Single-Cycle Settling
- Internal Low-Drift Voltage Reference
- Internal Temperature Sensor:
 - 3°C (Maximum) Error: -40°C to 125°C
- Internal Oscillator
- Internal PGA
- Two Differential Inputs
- AEC-Q100 Grade 1 Qualified
- MSOP10 Package

Applications

- Temperature Measurement:
 - Thermocouple Measurement
 - Cold-Junction Compensation
 - Thermistor Measurement
- Portable Instrumentation
- Factory Automation and Process Controls

Typical Application




Figure 1. Typical Application Circuit




Ordering Information

Ordering Part Number	Package Type	Top Mark
SA59401FBP	MSOP10	FQNxyz

Device code: FQN

x=year code, y=week code, z= lot number code

Pinout (Top View)



Pin Description

Pin No.	Pin Name	Pin Description
1	SCLK	Serial clock input.
2	CS_N	Chip select; active low. Connect to GND if not used.
3	GND	Ground.
4	AIN0	Analog input 0. Leave unconnected or tie to VDD if not used.
5	AIN1	Analog input 1. Leave unconnected or tie to VDD if not used.
6	AIN2	Analog input 2. Leave unconnected or tie to VDD if not used.
7	AIN3	Analog input 3. Leave unconnected or tie to VDD if not used.
8	VDD	Power supply. Connect a 100nF power supply decoupling capacitor to GND.
9	DOUT/DRDY_N	Serial data output combined with data ready; active low.
10	DIN	Serial data input.



Absolute Maximum Ratings

Parameter (Note 1)	Min	Max	Unit
VDD	-0.3	6	V
AIN0/ AIN1/ AIN2/ AIN3	-0.3	VDD+ 0.3	
DIN/ DOUT/DRDY_N/ SCLK/ CS_N	-0.3	VDD+ 0.3	
Input current into any pin	-10	+10	mA
Junction Temperature, Operating	-40	150	°C
Storage Temperature	-65	150	
ESD: HBM (Human Body Model)	± 4000		V
ESD: CDM (Charged Device Model)	± 1000		V

Thermal Information

Parameter (Note 2)	Value	Unit
θ_{JA} Junction-to-Ambient Thermal Resistance	255	°C/W
θ_{JC} Junction-to-Case (top) Thermal Resistance	40	
P_D Power Dissipation $T_A = 25^\circ\text{C}$	1.2	mW

Recommended Operating Conditions

Parameter (Note 3)	Min	Max	Unit
VDD	2.7	5.5	V
AIN0/ AIN1/ AIN2/ AIN3	0	VDD	V
DIN/ DOUT/DRDY_N/ SCLK/ CS_N	0	VDD	V
Operating Ambient Temperature Range	-40	125	°C



Electrical Characteristics

T_A = 25°C, V_{VDD} = 3.3V, schematic of Figure 1, data rate (DR) = 8 SPS, unless otherwise specified (Note 4).

Parameter	Symbol	Conditions	Min	Typ	Max	Units
Analog Inputs (Note 5)						
Common-mode Input Impedance		FSR = ±4.096 V(Note 6), FSR = ±2.048 V, FSR = ±1.024 V, FSR = ±0.512 V, FSR = ±0.256 V, FSR = ±0.128 V		100		MΩ
Differential Input Impedance		FSR = ±4.096 V (Note 6)		800		kΩ
		FSR = ±2.048 V, FSR = ±1.024 V		500		
		FSR = ±0.512 V		330		
		FSR = ±0.256 V		200		
		FSR = ±0.128 V		135		
System Performance						
Resolution		No missing codes	16			Bits
Data Rate	DR		8		890	SPS
Data Rate Variation		All data rates	-10		+10	%
Output Noise			See Noise Performance Section			
Integral Nonlinearity	INL	DR=8SPS, FSR = ±2.048 V (Note 7)			±1	LSB
Offset Error	V _{OS}	FSR = ±2.048 V, differential inputs		±0.1	±2	LSB
Offset Drift		FSR = ±2.048 V		0.002		LSB/°C
Offset Power-supply Rejection	PSRR	2.7V≤V _{VDD} ≤5.5V		0.2		LSB/V
Offset Channel Match		Match between any two inputs		0.3		LSB
Gain Error (Note 8)		FSR = ±2.048 V, T _A = 25°C		0.01	0.15	%
Gain Drift (Note 8,Note 9)		FSR = ±0.128 V		7		ppm/°C
		FSR = ±2.048 V		5	40	
		FSR = ±4.096 V (Note 6)		5		
Gain Power-supply Rejection				20		ppm/V
Gain Match (Note 8)		Match between any two gains		0.01	0.5	%
Gain Channel Match		Match between any two inputs		0.01	0.1	
Common-mode Rejection Ratio	CMRR	At DC, FSR = ±4.096 V		100		dB
		At DC, FSR = ±2.048 V		105		
		At DC, FSR = ±0.128 V		108		
Temperature Sensor						
Temperature Range			-40		+125	°C
Temperature Resolution				0.125		°C/LSB
Accuracy		T _A = -40°C to +125°C		0.5	±3	°C
		vs supply		0.125	±0.5	°C/V
Digital Input / Output						
High-level Input Voltage	V _{IH}		0.7V _{VDD}		V _{VDD}	V
Low-level Input Voltage	V _{IL}		V _{GND}		0.5	
Low-level Output Voltage	V _{OL}	I _{OL} = 3 mA	V _{GND}		0.4	
Input Leakage, High	I _H	V _{IH} = 5.5 V	-10		10	μA
Input Leakage, Low	I _L	V _{IL} = GND	-10		10	
Power Supply						
Operating Supply Range			2.7		5.5	V
Quiescent Current	I _Q	Operating, T _A = 25°C		350	440	μA
		Operating, T _A = -40°C to +125°C			520	
		Power down mode, T _A = 25°C		5	10	
		Power down mode, T _A = -40°C to +125°C			45	



Note 1: Stresses beyond the “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: θ_{JA} is mounted on low effective single layer PCB and test under still air.

Note 3: The device is not guaranteed to function outside its operating conditions.

Note 4: Unless otherwise stated, limits are 100% production tested that $T_A = 25^\circ\text{C}$. Limits over the operating temperature range (See recommended operating conditions) and relevant voltage range(s) are guaranteed by design, test, or statistical correlation.

Note 5: Guaranteed by design or statistical correlation and not production tested.

Note 6: This parameter expresses the full-scale range of the ADC scaling. No more than $V_{DD} + 0.3\text{ V}$ or 5.5 V (whichever is smaller) must be applied to this device.

Note 7: Best-fit INL; covers 99% of full-scale.

Note 8: Includes all errors from onboard PGA and voltage reference.

Note 9: Maximum value specified by characterization.

Parameter Measurement Information

Noise Performance

Delta-sigma ($\Delta\Sigma$) analog-to-digital converter (ADC) is a commonly used analog-to-digital converter. The basic principle is to sample the input signal at a high frequency (modulator frequency) and then filter and extract it in the digital domain to produce a conversion result corresponding to the output data rate. To improve conversion accuracy, the delta-sigma ($\Delta\Sigma$) analog-to-digital converters (ADCs) typically oversampling the input signal. The oversampling rate (OSR) is the ratio between the modulator frequency and the output data rate. The output data rate can be reduced to optimize the noise performance of the ADC by increasing the OSR. When the output data rate is reduced, as more samples of the internal modulator are averaged to produce a conversion result, the input reference noise will decrease. In addition, the input-referred noise can also be reduced by increasing the gain when measuring low-level signals.

Table 1 and Table 2 summarize the noise performance of the device. The data represent typical noise performance at $T_A = 25^\circ\text{C}$ with the inputs shorted together externally. Table 1 shows the performance of input-reference noise in μV_{RMS} units. Please notice that μV_{PP} values are shown in parenthesis. Table 2 shows the corresponding data in effective number of bits (ENOB) calculated from μV_{RMS} values according to Equation 1. The noise-free bits calculated from peak-to-peak noise values using Equation 2 are shown in parenthesis.

$$\text{ENOB} = \ln(\text{FSR} / V_{\text{RMS-Noise}}) / \ln(2) \quad (1)$$

$$\text{Noise-Free Bits} = \ln(\text{FSR} / V_{\text{PP-Noise}}) / \ln(2) \quad (2)$$

Table 1. Noise in μV_{RMS} (μV_{PP}) at $V_{\text{DD}} = 3.3\text{ V}$

Data Rate (SPS)	FSR (Full-Scale Range)					
	$\pm 4.096\text{V}$	$\pm 2.048\text{V}$	$\pm 1.024\text{V}$	$\pm 0.512\text{V}$	$\pm 0.256\text{V}$	$\pm 0.128\text{V}$
8	125(125)	62.5(62.5)	31.25(31.25)	15.63(15.63)	7.81(7.81)	3.91(3.91)
15	125(125)	62.5(62.5)	31.25(31.25)	15.63(15.63)	7.81(7.81)	3.91(3.91)
30	125(125)	62.5(62.5)	31.25(31.25)	15.63(15.63)	7.81(7.81)	3.91(3.91)
61	125(125)	62.5(62.5)	31.25(31.25)	15.63(15.63)	7.81(7.81)	3.91(3.91)
121	125(125)	62.5(62.5)	31.25(31.25)	15.63(15.63)	7.81(7.81)	3.91(3.91)
239	125(125)	62.5(62.5)	31.25(31.25)	15.63(15.63)	7.81(7.81)	3.91(7.81)
468	125(125)	62.5(62.5)	31.25(31.25)	15.63(31.25)	7.81(15.63)	3.91(7.81)
890	125(250)	62.5(125)	31.25(62.5)	15.63(31.25)	7.81(15.63)	3.91(7.81)

Table 2. ENOB from RMS Noise (Noise-Free Bits from Peak-to-Peak Noise) at $V_{\text{DD}} = 3.3\text{ V}$

Data Rate (SPS)	FSR (Full-Scale Range)					
	$\pm 4.096\text{V}$	$\pm 2.048\text{V}$	$\pm 1.024\text{V}$	$\pm 0.512\text{V}$	$\pm 0.256\text{V}$	$\pm 0.128\text{V}$
8	16(16)	16(16)	16(16)	16(16)	16(16)	16(16)
15	16(16)	16(16)	16(16)	16(16)	16(16)	16(16)
30	16(16)	16(16)	16(16)	16(16)	16(16)	16(16)
61	16(16)	16(16)	16(16)	16(16)	16(16)	16(16)
121	16(16)	16(16)	16(16)	16(16)	16(16)	16(16)
239	16(16)	16(16)	16(16)	16(16)	16(16)	16(15)
468	16(16)	16(16)	16(16)	16(15)	16(15)	16(15)
890	16(15)	16(15)	16(15)	16(15)	16(15)	16(15)

Detailed Description

Overview

The SA59401 is a precision, low power, delta-sigma ($\Delta\Sigma$) analog-to-digital converter (ADC) that includes an internal reference voltage, a $\Delta\Sigma$ ADC core with a PGA, a clock oscillator, and an SPI. The PGA offers input ranges from $\pm 128\text{mV}$ to $\pm 4.096\text{V}$. The device also integrates a highly linear and accurate temperature sensor. These features aim to enhance performance and minimize the need for external circuitry.

The SA59401 includes a differential, switched-capacitor $\Delta\Sigma$ modulator combined with a digital filter. The device ADC measures the V_{IN} differential signal by calculating the difference between $V(INP)$ and $V(INN)$. This design significantly attenuates any common-mode signal. The internal voltage reference signal is first compared with the input signal. Then, the digital filter outputs a code proportional to the input voltage after receiving a high-speed bit stream from the modulator.

The SA59401 offers two conversion modes: continuous-conversion and single-shot. It can perform conversions at a data rate of up to 890 samples per second (SPS), allowing the SA59401 to make high resolution measurements of both small and large signals. In continuous-conversion mode, the continuous conversion rate is the same as the programmed data rate, and the ADC automatically starts converting the input signal as soon as the last conversion is completed. The data reflects the most recently completed conversion and can be read anytime. In single-shot mode, the ADC converts the input signal on request and stores the value in the internal conversion register. Then, the device enters a power-down state. This mode significantly reduces power consumption in systems with long idle times between conversions or where only periodic conversions are required.

Functional Block Diagram




Figure 2. Block Diagram

Multiplexer

The SA59401 device includes an input multiplexer (MUX) that allows the measurement of two differential signals. Additionally, AIN0, AIN1, and AIN2 can be measured differentially relative to AIN3. The multiplexer is configured using bits MUX[2:0] in the Config register.

When $(V(INP) - V(INN)) < 0$, the negative codes indicate negative differential signals. Electrostatic discharge (ESD) diodes connected to VDD and GND protect the inputs of the SA59401 device. The absolute voltage at any input must be kept within the range of $GND - 0.3\text{V}$ to $VDD + 0.3\text{V}$ to prevent the ESD diodes from activating. If input pin voltages might exceed these conditions, it is advisable to use external Schottky diodes and series resistors to limit the input current to safe values, as specified in the Absolute Maximum Ratings.

Additionally, an external Schottky diode clamp is recommended if there is a potential to overdrive unused inputs. Overdriving unused inputs on the SA59401 device may influence the current conversion on other input pins.

Full-Scale Range (FSR) and LSB Size

The SA59401 is suitable for high accuracy and high-speed sensing applications, with a PGA implemented in front of the SA59401 $\Delta\Sigma$ ADC core. Configure the full-scale range by setting the bits PGA [2:0] in the Config register. It can be set to $\pm 4.096\text{V}$, $\pm 2.048\text{V}$, $\pm 1.024\text{V}$, $\pm 0.512\text{V}$, $\pm 0.256\text{V}$ or $\pm 0.128\text{V}$.

Table 3 displays the Full-Scale Range (FSR) along with the corresponding Least Significant Bit (LSB) size, derived from the full-scale voltage using the formula provided below:

$$\text{LSB} = \text{FSR} / 2^{16}$$

Ensure that the analog input voltage does not exceed the limits specified in the Electrical Characteristics section. If the VDD exceeds 3.3V, the $\pm 4.096\text{V}$ full-scale range permits input voltages up to the power supply level. The full-scale ADC output code cannot be obtained when the supply voltage is less than the full-scale range (for example, VDD = 3.3V and full-scale range = $\pm 4.096\text{V}$). This limitation results in a loss of some dynamic range.

Table 3. SA59401 Full-Scale Range and Corresponding LSB Size

FSR	LSB Size
$\pm 4.096\text{ V}(\text{Note})$	125 μV
$\pm 2.048\text{ V}$	62.5 μV
$\pm 1.024\text{ V}$	31.25 μV
$\pm 0.512\text{ V}$	15.625 μV
$\pm 0.256\text{ V}$	7.8125 μV
$\pm 0.128\text{ V}$	3.90625 μV

Note: This parameter expresses the full-scale range of the ADC scaling. Do not apply more than VDD + 0.3V to this device.

Temperature Sensor

Set bit TS_MODE = 1 in the Config register to operate the device in temperature sensor mode. The first 12 bits of the 16-bit conversion result indicate temperature in this mode. Byte 1, the most significant byte (MSB), is followed by Byte 2, the LSB. The data is output starting with the MSB. One LSB equals 0.125°C. Negative numbers are represented in binary two's-complement format, as shown in Table 4.

Table 4. 12-Bit Temperature Data Format

Temperature (°C)	Digital Output (Binary)	Hex
128	0 100 0000 0000	400
127.875	0 011 1111 1111	3FF
100	0 011 0010 0000	320
80	0 010 1000 0000	280
75	0 010 0101 1000	258
50	0 001 1001 0000	190
25	0 000 1100 1000	0C8
0.25	0 000 0000 0010	002
0	0 000 0000 0000	000
-0.25	1 111 1111 1110	FFE
-25	1 111 0011 1000	F38
-40	1 110 1100 0000	EC0

Converting Positive Temperature

To convert positive temperatures to a digital data format:

1. Divide the temperature by the resolution.
2. Convert the result to binary code with a 12-bit, left-justified format, and MSB = 0 to denote a positive sign.

Example: $40^\circ\text{C} / (0.125^\circ\text{C}/\text{LSB}) = 320 = 140\text{h} = 0001\ 0100\ 0000$

To convert a positive digital data format to temperatures:

1. Convert the 12-bit, left-justified binary temperature result, with the MSB = 0 to denote a positive sign, to a decimal number.
2. Multiply the decimal number by the resolution to obtain the positive temperature.

Example: $0001\ 0100\ 0000 = 140\text{h} = 320 \times (0.125^\circ\text{C} / \text{LSB}) = 40^\circ\text{C}$

Converting Negative Temperature

To convert negative temperatures to a digital data format:

1. Divide the absolute value of the temperature by the resolution, and convert the result to binary code with a 12-bit, left-justified format.
2. Generate the twos complement of the result by complementing the binary number and adding one. Denote a negative number with MSB = 1.

Example: $|-25^{\circ}\text{C}| / (0.125/\text{count}) = 200 = 0\text{C}8\text{h} = 0000\ 1100\ 1000$

Twos complement format: $1111\ 0011\ 0111 + 1 = 1111\ 0011\ 1000$

To convert a negative digital data format to temperature:

1. Generate the twos complement of the 12-bit, left-justified binary number of the temperature result (with MSB= 1, denoting negative temperature result) by complementing the binary number and adding one. This represents the binary number of the absolute value of the temperature.
2. Convert to decimal number and multiply by the resolution to get the absolute temperature, then multiply by -1 for the negative sign.

Example: $1111\ 0011\ 1000$ has twos complement of $0000\ 1100\ 1000 = 0000\ 1100\ 0111 + 1$

Convert to temperature: $0000\ 1100\ 1000 = 0\text{C}8\text{h} = 200; 200 \times (-0.125^{\circ}\text{C} / \text{LSB}) = -25^{\circ}\text{C}$

Device Functional Modes

Reset and Power-Up

By default, the SA59401 enters power-down state at start-up. The device interface and digital blocks are active but do not perform data conversion. The initial power-down state of the SA59401 prevents systems with tight power-supply requirements from encountering a surge during power-up.

When the SA59401 powers up, the device is reset, and all bits in the Config register are set to their respective default settings.

Operating Modes

The SA59401 offers both continuous-conversion mode and single-shot mode. Use the MODE bit in the Config register to switch between these modes.

Continuous-Conversion Mode

When the MODE bit in the Config register is set to 0, the SA59401 will operate in continuous-conversion mode where a new conversion starts as soon as the previous one is completed. The conversion rate is configured using the DR field in the Config Register. Once the conversion is complete, the SA59401 will put the result in the Conversion register, and the ADC will automatically start a new conversion. The data reflects the most recently completed conversion and can be read anytime. Writing a 1 to the MODE bit in the Config register or resetting the device switches it to single-shot mode.

Single-Shot Mode and Power-Down

In single-shot mode (MODE bit set to 1), the ADC converts the input signal on request and stores the value in the internal conversion register. Then, the device enters a power-down state. This power-down state will be the default state for the SA59401 when it is first powered on. The device can still respond to commands even if it is powered down. The SA59401 will remain in this power-down state until a 1 is written to the single-shot (SS) bit in the Config register. When the SS bit is set, the device will power up, reset the SS bit to 0, and start a single conversion. The device will power down again when conversion data is ready. Writing a 0 to the MODE bit in the Config register switches operation to continuous-conversion mode.

Duty Cycling for Low Power

Reducing the output data rate generally enhances the noise performance of the $\Delta\Sigma$ ADC in the SA59401 device, as more samples from the internal modulator are averaged to produce a conversion result. However, in applications where power consumption is critical, improving noise performance at low data rates may not be necessary. For such applications, the SA59401 supports duty cycling, which can achieve significant power savings by periodically requesting high data-rate readings while effectively operating at a lower data rate.

For example, in a power-down state, the SA59401, with a data rate set to 890 SPS, can be operated by a microcontroller that triggers a single-shot conversion every 125ms (8 SPS). The conversion of 890 SPS takes approximately 1.1ms,

allowing the SA59401 to enter a power-down state for the remaining 123.9ms. The duty cycling rate is arbitrary and defined by the controller.

Programming

Serial Interface

The compatible serial interface for SPI can be configured with either four interface signals (CS_N, SCLK, DIN, and DOUT/DRDY_N) or three signals (SCLK, DIN, and DOUT/DRDY_N, with CS_N tied low). The interface enables reading conversion data, read from and write to registers, and controlling the device operation.

Chip Select (CS_N)

The SA59401 facilitates SPI communication via the CS_N pin, which is beneficial when multiple devices are sharing a single serial bus. During serial communication, the CS_N pin remains low. Taking CS_N high resets the serial interface, disregards SCLK, and sets the DOUT/DRDY_N to a high-impedance state. In this state, DOUT/DRDY_N cannot provide an indication of data readiness. In cases with multiple devices where monitoring of DOUT/DRDY_N is necessary, it is advisable to periodically lower CS_N. Consequently, the DOUT/DRDY_N pin either becomes low, signaling new data in the Conversion register ready for transfer, or remains high, indicating the absence of new data. Data can be transferred at any time without the risk of corruption. Upon initiating a transfer, the current data result locks into the output shift register and remains unchanged until the communication cycle completes, preventing data corruption.

Serial Clock (SCLK)

The serial clock pin (SCLK) is used to clock data on the DIN and DOUT/DRDY_N pins into and out of the SA59401, which has a Schmitt-triggered input. Keep SCLK as clean as possible to prevent glitches from accidentally shifting the data even if the input has hysteresis. Keep SCLK low for 28ms to reset the serial interface, and the next SCLK pulse begins a new communication cycle. When the serial interface transmission is interrupted, using this timeout feature can recover communication. The SCLK signal should be kept low when the serial interface is idle.

Data Input (DIN)

The data input pin (DIN) is used along with SCLK to send data to the SA59401. On the SCLK falling edge, the device latches data present on DIN. The SA59401 does not drive the DIN pin.

Data Output and Data Ready (DOUT/DRDY_N)

The data output and data ready pin (DOUT/DRDY_N) is used for reading conversion and register data, and needs to be used together with SCLK. DOUT/DRDY_N triggers a microcontroller to start reading data from the SA59401 and also indicates the completion of a conversion when new data is ready. When new data is ready, this pin transitions to a low level. Data from DOUT/DRDY_N is shifted out on the rising edge of SCLK. In continuous-conversion mode, if no data is retrieved, DOUT/DRDY_N will return to high 8μs before the next data-ready signal (DOUT/DRDY_N low). It is crucial to complete the data transfer before DOUT/DRDY_N reverts to high, as depicted in Figure 3.




Figure 3. DOUT/DRDY_N Behavior without Data Retrieval in Continuous-Conversion Mode

Note: CS_N can remain low on the SA59401 if it is the sole device on the serial bus. When CS_N is low, DOUT/DRDY_N asserts low, indicating that new data is available.

By default, DOUT/DRDY_N is configured with a weak internal pull-up resistor when CS_N is high. This configuration helps minimize the risk of DOUT/DRDY_N, floating near mid-supply and causing leakage current in the master device. The pull-up resistor can be disabled by setting the PULL_UP_EN bit to 0 in the Config register, which places the device into a high-impedance state.



Data Format

The SA59401 delivers 16-bit data in binary two's complement format, which is left-justified within the 16-bit data word. A negative full-scale (-FS) input produces an output code of 8000h, and a positive full-scale (+FS) input produces an output code of 7FFFh. For signals that exceed full-scale, the output clips at these codes. Table 55 summarizes the output codes for different input signals respectively.

Table 5. Input Signal versus Ideal Output Code

Input Signal, VIN (INP – INN)	Ideal Output Code
$\geq +FS (2^{15} - 1) / 2^{15}$	7FFFh
$+FS / 2^{15}$	0001h
0	0
$-FS / 2^{15}$	FFFFh
$\leq -FS$	8000h

Data Retrieval

For single-shot and continuous conversion modes, data is written to and read from the SA59401 similarly, without issuing any commands. The operating mode is selected via the MODE bit in the Config register.

When the SA59401 operates in single-shot mode (MODE bit set to 1), a new conversion will only start by writing a 1 to the SS bit.

When the SA59401 operates in continuous-conversion mode (MODE bit set to 0), even if CS_N is high, the device will be constantly starting new conversions.

Device data can be read at any time without risk of data corruption since the conversion data are buffered, with the current data retained until replaced by new conversion data. New conversion data readiness is signaled when DOUT/DRDY_N is asserted low, and the data is read by shifting out on DOUT/ DRDY_N. The most significant bit (MSB) of the data (bit 15) is clocked out on the first rising edge of SCLK. Concurrently, as the conversion result is clocked out of DOUT/DRDY_N , new Config register data are latched on DIN at the falling edge of SCLK.

The SA59401 supports two types of complete data transmission cycles: 16 bits and 32 bits. The 16-bit cycle is applicable when the CS_N line can be controlled and is not permanently tied low. The 32-bit cycle facilitates the direct readback of Config register settings within the same data transmission cycle.

16-Bit Data Transmission Cycle

As shown in Figure 4, if there is no need to read back the Config register data, the SA59401 conversion data can be clocked out within a short 16-bit data transmission cycle. After the 16th SCLK cycle, take CS_N high to reset the SPI interface. Subsequently, lowering CS_N again initiates a new data transmission at the first rising edge of SCLK with the currently buffered conversion result. It is important to note that if DOUT/DRDY_N is high at the start of the data retrieval, the read will replicate the data from the previous transmission cycle. Conversely, if DOUT/ DRDY_N is low at the beginning of data retrieval, this indicates that the conversion buffer has been updated with a new result.




Figure 4. 16-Bit Data Transmission Cycle

32-Bit Data Transmission Cycle

The 32 bits allow direct readback of Config register settings in the same data transmission cycle. Figure 5 shows the data in a 32-bit data transmission cycle has four bytes: two bytes for the conversion result and the other two bytes for the Config register readback. The device consistently reads the MSB first.

As shown in Figure 6, the same Config register setting is written twice during one transmission cycle. The Config register setting is read back in the last two bytes of the same cycle. As shown in Figure 6, the Config register is written once during

the first half of the transmission cycle, maintaining the DIN pin either low or high in the second half. The data written in the initial two bytes of the 32-bit cycle is read back in the final two bytes of the same cycle.




Figure 5. 32-Bit Data Transmission Cycle with Config Register Readback

Note: CS_N can remain low on the SA59401 if it is the sole device on the serial bus. When CS_N is low, DOUT/DRDY_N asserts low, indicating that new data is available.




Figure 6. 32-Bit Data Transmission Cycle: DIN Held Low

Note: CS_N can remain low on the SA59401 if it is the sole device on the serial bus. When CS_N is low, DOUT/DRDY_N asserts low, indicating that new data is available.

Register Maps

The SA59401 features two registers accessible via SPI: the Conversion register, which holds the result of the last conversion, and the Config register, which enables users to configure the operation of the SA59401 and check its status.

Conversion Register [reset = 0000h]

The 16-bit Conversion register of the SA59401 stores the result of the last conversion in binary two's complement format. Upon power-up, this register is cleared to 0 and stays at 0 until the first conversion is complete.

Figure 7. Conversion Register

15	14	13	12	11	10	9	8
D15	D14	D13	D12	D11	D10	D9	D8
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h
7	6	5	4	3	2	1	0
D7	D6	D5	D4	D3	D2	D1	D0
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 6. Conversion Register Field Descriptions

Bit	Field	Type	Reset	Description
15:0	D[15:0]	R	0000h	16-bit conversion result

Config Register [reset = 098Bh]

The 16-bit Config register of the SA59401 controls the operating mode, input selection, data rate, full-scale range, and temperature sensor mode.

Figure 8. Config Register

15	14	13	12	11	10	9	8
SS	MUX[2:0]			PGA[2:0]			MODE
R/W-0h	R/W-0h			R/W-4h			R/W-1h
7	6	5	4	3	2	1	0
DR[2:0]			TS_MODE	PULL_UP_EN	NOP[1:0]		Reserved
R/W-4h			R/W-0h	R/W-1h	R/W-1h		R-1h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset


Table 7. Config Register Field Descriptions

Bit	Field	Type	Reset	Description
15	SS	R/W	0h	Single-shot conversion start This bit is used to start a single conversion. SS can only be written when in power-down state and has no effect when a conversion is ongoing. When writing: 0 = No effect 1 = Start a single conversion (when in power-down state) Always reads back 0 (default).
14:12	MUX[2:0]	R/W	0h	Input multiplexer configuration These bits configure the input multiplexer. 000 = INP is AIN0 and INN is AIN1 (default) 001 = INP is AIN0 and INN is AIN3 010 = INP is AIN1 and INN is AIN3 011 = INP is AIN2 and INN is AIN3
11:9	PGA[2:0]	R/W	4h	SA59401 Programmable gain amplifier configuration These bits configure the programmable gain amplifier. 000 = FSR is ±4.096V (Note) 001 = FSR is ±2.048 V 010 = FSR is ±1.024 V

				011 = FSR is ± 0.512 V 100 = FSR is ± 0.256 V (default) 101 = FSR is ± 0.128 V 110 = FSR is ± 0.128 V 111 = FSR is ± 0.128 V
8	MODE	R/W	1h	Device operating mode This bit controls the SA59401 operating mode. 0 = Continuous-conversion mode 1 = Power-down and single-shot mode (default)
7:5	DR[2:0]	R/W	4h	Data rate These bits control the data-rate setting. 000 = 8 SPS 001 = 15 SPS 010 = 30 SPS 011 = 61 SPS 100 = 121 SPS (default) 101 = 239 SPS 110 = 468 SPS 111 = 890 SPS
4	TS_MODE	R/W	0h	Temperature sensor mode This bit configures the ADC to convert temperature or input signals. 0 = ADC mode (default) 1 = Temperature sensor mode
3	PULL_UP_EN	R/W	1h	Pullup enable This bit enables a weak internal pullup resistor on the DOUT/DRDY_N pin only when CS_N is high. When enabled, an internal 400-k Ω resistor connects the bus line to supply. When disabled, the DOUT/ DRDY_N pin floats. 0 = Pullup resistor disabled on DOUT/ DRDY_N pin 1 = Pullup resistor enabled on DOUT/ DRDY_N pin (default)
2:1	NOP[1:0]	R/W	1h	No operation The NOP[1:0] bits control whether data are written to the Config register or not. For data to be written to the Config register, the NOP[1:0] bits must be 01. Any other value results in a NOP command. DIN can be held high or low during SCLK pulses without data being written to the Config register. 00 = Invalid data; do not update the contents of the Config register 01 = Valid data; update the Config register (default) 10 = Invalid data; do not update the contents of the Config register 11 = Invalid data; do not update the contents of the Config register
0	Reserved	R	1h	Reserved Writing either 0 or 1 to this bit has no effect. Always reads back 1.

Note: This parameter expresses the full-scale range of the ADC scaling. Do not apply more than $V_{DD} + 0.3$ V to this device.

Application Schematic



BOM List


Designator	Description	Part Number	MFR
C _{BYPASS}	0.1µF/50V/X7R, 0603	GCJ188R71H104KA12D	muRata
R ₁ , R ₂ , R ₃ , R ₄	100Ω, 1%, 0603		
R _{SCLK} , R _{CS_N} , R _{DOUT} , R _{DIN}	50Ω, 1%, 0603		
C ₁ , C ₄	1µF/50V/0603		
C ₂ , C ₃ , C ₅ , C ₆	0.1µF/50V/0603		




PCB Layout Guide

For optimal design, follow these PCB layout guidelines:


1. Place a high-quality capacitor across the analog inputs with differential connections to enhance signal integrity.
2. Position a bypass capacitor (a 0.1μF MLCC is recommended) as close as possible to the VDD and GND pins.
3. Place series termination resistors R_{SCLK} , R_{DIN} , R_{DOUT} , R_{CS_N} close to the output drivers (R_{DOUT} should be placed close to the ADC and the rest placed close to the microcontroller)




MSOP10 Package outline & PCB layout




Top view



Side view



Front view




Recommended Pad Layout

Notes: All dimension in millimeter and exclude mold flash & metal burr.


Taping & Reel Specification

1. Taping Orientation

MSOP10



2. Carrier Tape & Reel Specification for Packages



Package types	Tape width (mm)	Pocket pitch(mm)	Reel size (Inch)	Trailer length(mm)	Leader length (mm)	Qty per reel
MSOP10	12	8	13"	400	400	3000

3. Others: NA

Revision History

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change
Dec. 25, 2023	Revision 1.0	Initial Release
Sept. 6, 2024	Revision 1.0A	1. Language improvement. 2 Add AEC-Q100 Qualified

IMPORTANT NOTICE

- 1. Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.
- 2. Applications.** Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any said applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.
- 3. Limited warranty and liability.** Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.
- 4. Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of a Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.
- 5. Terms and conditions of commercial sale.** Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at <http://www.silergy.com/stdterms>, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.
- 6. No offer to sell or license.** Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

© 2025 Silergy Corp.

All Rights Reserved.