


General Description

The SY8002A1 is a high efficiency 1.5MHz synchronous step down DC/DC regulator, which is capable of delivering up to 2A output current. It can operate over a wide input voltage range from 2.5V to 5.5V and integrate main switch and synchronous switch with very low $R_{DS(ON)}$ to minimize the conduction loss.

The low output voltage ripple, the small external inductor and the capacitor sizes are achieved with 1.5MHz switching frequency.

Ordering Information



Features

- 2.5V to 5.5V Input Voltage Range
- 50µA Low Quiescent Current
- Low $R_{DS(ON)}$ for Internal Switches (Top/Bottom) 130m Ω /85m Ω
- High Switching Frequency 1.5MHz Minimizes the External Components
- Internal Soft-start Limits the Inrush Current
- 100% Dropout Operation
- Hic-cup for Short Circuit Protection
- Power Good Indicator
- Output Auto Discharge Function
- RoHS Compliant and Halogen Free
- Compact Package: SOT23-6

Applications

- Set Top Box
- USB Dongle
- Media Player
- Smart Phone

Typical Applications




Figure1. Schematic Diagram

Inductor and COUT Selection Table						
X7 (X7)	L [µH]	C _{OUT} [µF]				
V _{OUT} [V]		4.7	10	22	2×22	
1.2/ 1.8 /3.3	0.47		v	٧	V	
	1.0		\$	٧	V	
	2.2			٧	٧	

Note: ' \ddagger ' means recommended for most applications.

Efficiency vs. Output Current





Figure2. Efficiency vs. Output Current



Pinout (Top View)



Top Mark: rBxyz (device code: rB, *x=year code*, *y=week code*, *z= lot number code*)

Pin Name	Pin Number	Pin Description
EN	1	Enable control. Pull high to turn on. Do not leave it floating.
GND	2	Ground pin.
LX	3	Inductor pin. Connect this pin to the switching node of the inductor.
IN	4	Input pin. Decouple this pin to the GND pin with at least a 10 µF ceramic capacitor.
PG	5	Power good indicator (Open drain output). Low if the output $< 90\%$ of regulation voltage or $>120\%$ regulation voltage; High otherwise. Connect a pull-up resistor to the input.
FB	6	Output feedback pin. Connect this pin to the center point of the output resistor divider (as shown in Figure 1) to program the output voltage: $V_{OUT}=0.6 \times (1+R_H/R_L)$.

Block Diagram




Figure3. Block Diagram



Absolute Maximum Ratings (Note 1)

Supply Input Voltage PG, FB, EN Voltage	
LX Voltage	$-0.3V^{(*1)}$ to $6.0V^{(*2)}$
Power Dissipation, $P_D @ T_A = 25 \ C$	0.83W
Package Thermal Resistance (Note 2)	
heta _{JA}	120 ℃/W
θ _{JC}	
Junction Temperature Range	40°C to 150 °C
Lead Temperature (Soldering, 10 sec.)	260 °C
Storage Temperature Range	65 ℃ to 150 ℃
^(*1) LX Voltage Tested Down to -3V<40ns	
(*2) LX Voltage Tested Up to +7V<40ns	

Recommended Operating Conditions (Note 3)

Supply Input Voltage	2.5V to 5.5V
Junction Temperature Range	
1 0	
Ambient Temperature Range	



Electrical Characteristics

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Voltage Range	V _{IN}		2.5		5.5	V
Input UVLO Threshold	V _{UVLO}				2.5	V
Input UVLO Hysteresis	V _{HYS}			150		mV
Quiescent Current	IQ	$V_{FB}=V_{REF}\times 105\%$		50	70	μΑ
Shutdown Current	I _{SHDN}	$V_{EN}=0V$		0.1	1	μΑ
Feedback Reference Voltage	V _{REF}	I _{OUT} =0.5A, CCM	591	600	609	mV
LX Node Discharge Resistance	R _{DIS}			50		Ω
Top FET R _{ON}	R _{DS(ON)1}			130		mΩ
Bottom FET R _{ON}	R _{DS(ON)2}			85		mΩ
EN Input Voltage High	V _{EN,H}		1.2			V
EN Input Voltage Low	V _{EN,L}				0.4	V
PG Threshold for Under Voltage Detection	V _{PG,UVP}			90		%V _{REF}
PG Low Delay Time for Under Voltage Detection	t _{UVP,DLY}			20		μs
PG Threshold for Over Voltage Detection	V _{PG,OVP}			120		%V _{REF}
PG Low Delay Time for Over Voltage Detection	t _{OVP,DLY}			20		μs
Min ON Time	t _{ON,MIN}			60		ns
Maximum Duty Cycle	D _{MAX}		100			%
Turn On Delay	t _{ON,DLY}	from EN high to LX start switching		0.5		ms
Soft-start Time	t _{SS}	V_{OUT} from 0% to 100%		1		ms
Switching Frequency	f _{SW}	I _{OUT} =0.5A, CCM		1.5		MHz
Top FET Current Limit	I _{LMT,TOP}		3.5			Α
Thermal Shutdown Temperature	T _{SD}			160		C
Thermal Shutdown Hysteresis	T _{HYS}			20		C

 $(V_{IN} = 5V, V_{OUT} = 1.8V, L = 1.0\mu H, C_{OUT} = 10\mu F, T_A = 25$ °C, unless otherwise specified)


Note 1: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: Θ_{JA} of SY8002A1 is measured in the natural convection at $T_A = 25^{\circ}C$ on a 2OZ two-layer Silergy evaluation board. Pin 3 is the case position for Θ_{JC} measurement.


Note 3: The device is not guaranteed to function outside its operating conditions.




Typical Performance Characteristics



Output Current (A)






Startup from Enable


(V_{IN}=5.0V, V_{OUT}=1.8V, R_{LOAD}=0.9Ω)

Time (800µs/div)




Output Current (A)

Output Ripple



Time (2µs/div)



Time (800µs/div)

VEN

Vout

V_L

5V/div


2V/div

5V/div


2A/div




AN_SY8002A1




Time (400µs/div)








Time (4ms/div)



Time (400µs/div)

Short Circuit Protection (V_{IN}=5.0V,V_{OUT}=1.8V, I_{OUT}=2.0A~Short)



Time (4ms/div)



AN_SY8002A1

Operation

The SY8002A1 is a high efficiency 1.5MHz synchronous step down DC/DC regulator, which is capable of delivering up to 2A output current. It can operate over a wide input voltage range from 2.5V to 5.5V and integrate main switch and synchronous switch with very low $R_{DS(ON)}$ to minimize the conduction loss.

The low output voltage ripple, the small external inductor and the capacitor sizes are achieved with 1.5MHz switching frequency.

Applications Information

Because of the high integration in SY8002A1, the application circuit based on this regulator IC is rather simple. Only input capacitor C_{IN} , output capacitor C_{OUT} , output inductor L and feedback resistors (R_H and R_L) need to be selected for the targeted applications specifications.

Feedback Resistor Dividers RH and RL

Choose R_H and R_L to program the proper output voltage. To minimize the power consumption under light loads, it is desirable to choose large resistance values for both R_H and R_L . A value of between 10k and 200k is highly recommended for R_L . If R_L =100k is chosen, then R_H can be calculated to be:

$$R_{\rm H} = \frac{(V_{\rm OUT} - 0.6\,\rm V) \cdot R_{\rm L}}{0.6\rm V}$$

Input Capacitor CIN

A typical X5R or better grade ceramic capacitor with 6.3V rating and greater than $10\,\mu\text{F}$ capacitance is recommended. This ceramic capacitor need to be placed really close to the IN and GND pins to minimize the potential noise problem. Care should be taken to minimize the loop area formed by C_{IN}, and IN/GND pins.

Output Capacitor Cout

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For the best performance, it is recommended to use X5R or better grade ceramic capacitor with 10V rating and greater than $10 \,\mu\text{F}$ capacitance.

Output Inductor L

There are several considerations in choosing this inductor.

 Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V_{\text{out}}(1 - V_{\text{out}}/V_{\text{in,max}})}{F_{\text{sw}} \times I_{\text{out,max}} \times 40\%}$$

Where F_{SW} is the switching frequency and $I_{\text{OUT},\text{MAX}}$ is the maximum load current.

The SY8002A1 regulator IC is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{\text{Sat},\,\text{min}} > I_{\text{Out},\,\text{max}} + \frac{V_{\text{Out}}(1\text{-}V_{\text{Out}}/V_{\text{In},\text{max}})}{2 \cdot F_{\text{Sw}} \cdot L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<30m Ω to achieve a good overall efficiency.

Load Transient Considerations

The SY8002A1 integrates the compensation components to achieve good stability and fast transient responses. In some application, adding a ceramic capacitor (feed-forward capacitor, C_{ff}) in parallel with R_H may further speed up the load transient responses and is thus recommended for applications with large load transient step requirements. Typically, for 1.2V/1.8V/3.3V output, the R_H , R_L , C_{ff} is recommended as below:

Table1. Recommended Component Selection

V _{OUT}	R _H	R _L	C _{ff}
1.2V	49.9kΩ	49.9kΩ	22pF
1.8V	100kΩ	49.9kΩ	22pF
3.3V	100kΩ	22.1kΩ	22pF

OCP and SCP Protection Method

With load current increasing, as soon as the high side FET current gets higher than peak current limit threshold, the high side FET will turn off. If the load current continues to increase, the output voltage will drop. When the output voltage falls below 50% of the regulation level, the output UVP will be detected and



AN_SY8002A1

the SY8002A1 will operate in hip-cup mode. The hip-cup frequency is 190Hz, the hip-cup duty cycle is 50%. If the hard short is removed, the IC will return to normal operation.

Layout Design

The layout design of the SY8002A1 regulator is relatively simple. For the best efficiency and minimum noise problems, we should place the following components close to the IC: C_{IN} , L, R_{H} and R_{L} .

1) It is desirable to maximize the PCB copper area connecting to GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.

- 2) C_{IN} must be close to Pins IN and GND. The loop area formed by C_{IN} and GND must be minimized.
- 3) The PCB copper area associated with LX pin must be minimized to avoid the potential noise problem.
- 4) The components R_H and R_L , and the trace connecting to the FB pin must NOT be adjacent to the LX net on the PCB layout to avoid the noise problem.
- 5) If the system chip interfacing with the EN pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, it is desirable to add a pull down $1M\Omega$ resistor between the EN and GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.





Figure4. PCB Layout Suggestion













Taping & Reel Specification

1. Taping orientation for package



2. Carrier Tape & Reel specification for packages



Package	Tape width (mm)	Pocket	Reel size	Trailer	Leader length	Qty per
type		pitch(mm)	(Inch)	length(mm)	(mm)	reel
SOT23-6	8	4	7''	280	160	3000

3. Others: NA