

# **Application Notes: SY8286B**

### High Efficiency Fast Response, 6A, 23V Input Synchronous Step Down Regulator

### **General Description**

The SY8286B develops a high efficiency synchronous step-down DC/DC regulator with 3.3V fixed output voltage and 6A current rating. The device integrates main switch and synchronous switch with very low  $R_{DS(ON)}$  to minimize the conduction loss. The SY8286B also integrates a 3.3V/100mA LDO with bypass switch and individual enable control.

The SY8286B operates over a wide input voltage range from 4V to 23V. The DC/DC regulator adopts the instant PWM architecture to achieve fast transient responses for high step down applications and high efficiency at light loads. In addition, it operates at pseudo-constant frequency of 600kHz under heavy load conditions to minimize the size of inductor and capacitor.

# **Ordering Information**

SY8286	
	Temperature Code
	Package Code
	Optional Spec Code

Ordering Number	Package type	Note
SY8286BRAC	QFN3×3-20	


### Features

- Low  $R_{DS(ON)}$  for Internal Switches (Top/Bottom): 38/19 m $\Omega$
- Wide Input Voltage Range: 4-23V
- 3.3V LDO with Individual Enable Control and Bypass Switch
- Integrated Bypass Switch:  $1.5\Omega$
- Instant PWM Architecture to Achieve Fast Transient Responses
- Internal 1.2ms Soft-start Limits the Inrush Current
- Pseudo-constant Frequency: 600kHz.
- 6A Output Current Capability
- +/-1.5% Output Voltage Accuracy
- Power Good Indicator
- Output Discharge Function
- Output Current Limit Protection
- Short Circuit Latch-off Protection
- Output Over Voltage Latch-off Protection
- Input UVLO
- Over Temperature Protection
- RoHS Compliant and Halogen Free
- Compact Package: QFN3×3-20

### Applications

- LCD-TV/Net-TV/3DTV
- Set Top Box
- Notebook
- High Power AP

# **Typical Applications**




Silergy Corp. Confidential- Prepared for Customer Use Only 1 All Rights Reserved.

Efficiency vs. Load Current





### Pinout (top view)



#### (QFN3×3-20)

Top Mark: AWVxyz, (Device code: AWV, x=year code, y=week code, z= lot number code)

Pin Name	Pin Number	Pin Description	
BS	1	Boot-strap pin. Supply high side gate driver. Decouple this pin to the LX pin with	
		a 0.1µF ceramic capacitor.	
IN	2,3,4,5	Input pin. Decouple this pin to the GND pin with at least a10µF ceramic capacitor.	
LX	6,19,20	Inductor pin. Connect this pin to the switching node of the inductor.	
GND	7,8,18,EP	Ground pin.	
	9	PG is an open-drain output pin. This pin is externally pulled high when the output	
PG		voltage is within 90% to 120% regulation voltage range. Otherwise this pin is	
		internally pulled low.	
NC	10, 15,16	Not connected.	
EN2	11	Enable control of the IC and internal LDO. Pull this pin high to turn on the IC and	
ENZ		internal LDO. Do not leave this pin floating.	
EN1	12	Enable control of the DC/DC regulator. Pull this pin high to turn on the regulator.	
ENI		Do not leave this pin floating.	
FF	13 Output feed forward pin. Connect an RC network from the output to this pin.		
OUT	14	Output pin. Connect to the output of the DC/DC regulator. The pin also provides	
		the bypass input for the internal LDO.	
LDO	17	3.3V LDO output. Decouple this pin to the ground with at least a 4.7uF capacitor.	





# **Block Diagram**




Figure3. Block Diagram

### Absolute Maximum Ratings (Note 1)

$\mathbf{O}$ $\mathbf{V}$ $\mathbf{V}$	
IN, LX, PG	25V
BS-LX	4V
EN1, EN2	25V
LDO	4V
OUT	6V
FF	
Power Dissipation,	
$P_{D} @ T_{A} = 25 \ C \ QFN3 \times 3-20$	3.3W
Package Thermal Resistance (Note 2)	
$\theta$ JA, QFN3×3-20	30 °C/W
θ jc, QFN3×3-20	
Junction Temperature Range	150 °C
Lead Temperature (Soldering, 10 sec.)	260 °C
Storage Temperature Range	
Dynamic LX Voltage in 10ns Duration	

# Recommended Operating Conditions (Note 3)

Supply Input Voltage	4V to 23V
Junction Temperature Range	
Ambient Temperature Range	40 $^{\circ}$ C to 85 $^{\circ}$ C

3



### **Electrical Characteristics**

 $(V_{IN} = 12V, C_{OUT} = 100\mu F, T_A = 25$ °C, IOUT = 1A unless otherwise specified)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
Input Voltage Range	V <sub>IN</sub>		4.0	Typ	23	V
Quiescent Current	IQ	IOUT=0, V <sub>OUT</sub> =V <sub>SET</sub> ×105%	1.0	75	90	μA
Shutdown Current 1	I <sub>SHDN1</sub>	EN1=0, EN2=1		10	70	μΑ
Shutdown Current 2	I <sub>SHDN1</sub>	EN1=0, EN2=0		6	10	μΑ
Output Voltage Set-point	V <sub>SET</sub>		3.319	3.37	3.421	V
Top FET RON	R <sub>DS(ON)1</sub>		5.517	38	5.121	mΩ
Bottom FET RON	R <sub>DS(ON)2</sub>			19		mΩ
Output Discharge Current	Industrial			70		mA
HSFET FET Current						
Limit	I <sub>LMT,HSFET</sub>		12			А
Bottom FET Current	-		0			
Limit	I <sub>LMT,LSFET</sub>		8			А
Soft-start Time	T <sub>SS</sub>			1.2		ms
EN Rising Threshold	V <sub>ENH</sub>		1			V
EN Falling Threshold	V <sub>ENL</sub>				0.4	V
Input UVLO Threshold	V <sub>UVLO</sub>				3.9	V
UVLO Hysteresis	V <sub>HYS</sub>			0.2	1	V
Switching Frequency	fosc		510	600	690	kHz
Min ON Time	t <sub>ON,MIN</sub>	V <sub>IN</sub> =V <sub>INMAX</sub>		50		ns
Min OFF Time	t <sub>OFF,MIN</sub>			150		ns
Output Over Voltage					107	
Threshold		V <sub>OUT</sub> rising	115	120	125	$%V_{SET}$
Output Over Voltage				-		0/11
Hysteresis				5		$%V_{SET}$
Output OVP Delay				20		μs
Output Under Voltage			= =	(0)	(5	0/ 17
Protection Threshold			55	60	65	$%V_{SET}$
Output UVP Delay				200		μs
Power Good Threshold		V <sub>OUT</sub> rising (Good)	87.5	92.5	97.5	$%V_{SET}$
Power Good Hysteresis				2		$%V_{SET}$
Power Good Dalay		Low to high		200		μs
Power Good Delay		High to low		10		μs
LDO Output Voltage	V <sub>LDO</sub>	$V_{IN}=12V$ , No load	3.201	3.3	3.399	V
LDO Dropout Voltage	VDROPOUT	I <sub>LDO</sub> =100mA		200		mV
LDO Output Current	I <sub>LMTLDO</sub>		150		300	mA
Limit	_		150		500	IIIA
Bypass Switch RON	R <sub>BYP</sub>			1.5		Ω
Bypass Switch Turn-on	V <sub>BYP</sub>		2.97	3.1		V
Voltage	* BIF		2.71	5.1		v
Bypass Switch				0.2		v
Switchover Hysteresis						
Bypass Switch OVP				120		$%V_{LDO}$
Thermal Shutdown	T <sub>SD</sub>			150		C
Temperature	- 50			100		÷
Thermal Shutdown	THYS			15		C
Hysteresis						-




**Note 1**: Stresses beyond the "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


**Note 2**:  $\theta_{JA}$  is measured in the natural convection at  $T_A = 25$  °C on a four-layer Silergy evaluation board.

Note 3: The device is not guaranteed to function outside its operating conditions.




# **Typical Performance Characteristics**







Time (200µs/div)




Time (800µs/div)




Time (800µs/div)






Time (800µs/div)




Time (800µs/div)




# AN\_SY8286B









Time (200µs/div)






Time (4ms/div)



Time (200µs/div)




Time (2µs/div)

7









# Operation

The SY8286B develops a high efficiency synchronous step-down DC/DC regulator capable of delivering 6A current. The device integrates main switch and synchronous switch with very low  $R_{DS(ON)}$  to minimize the conduction loss.

The SY8286B has a fixed 3.3V DC/DC output and integrates a 3.3V 100mA LDO with bypass switch and individual enable control.

The SY8286B operates over a wide input voltage range from 4V to 23V. The DC/DC regulator adopts the instant PWM architecture to achieve fast transient responses for high step down applications and high efficiency at light loads. In addition, it operates at pseudo-constant frequency of 600kHz under heavy load conditions to minimize the size of inductor and capacitor.

# **Applications Information**

Because of the high integration in the SY8286B, the application circuit based on this regulator is rather simple. Only the input capacitor  $C_{IN}$ , the output capacitor  $C_{OUT}$  and the output inductor L need to be selected for the targeted applications specifications.

#### Input Capacitor CIN:

The ripple current through input capacitor is calculated as:

 $I_{\text{CIN\_RMS}} {=} I_{\text{OUT}} \times \sqrt{D(1{\text{-}}D)} \; . \label{eq:constraint}$ 

To minimize the potential noise problem, a typical X5R or better grade ceramic capacitor should be placed really close to the IN and the GND pins. Care should be taken to minimize the loop area formed by  $C_{IN}$ , and the IN/GND pins. In this case, a  $10\mu$ F low ESR ceramic capacitor is recommended.

#### **Output Capacitor Cour:**

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. For most applications, an X5R or better grade ceramic capacitor greater than  $66\mu$ F capacitance can work well. The capacitance derating with DC voltage must be considered.

#### **Output Inductor L:**

There are several considerations in choosing this inductor.

1) Choose the inductance to provide the desired ripple current. It is suggested to choose the ripple current to be about 40% of the maximum output current. The inductance is calculated as:

$$L = \frac{V_{OUT} (1 - V_{OUT} / V_{IN,MAX})}{f_{SW} \times I_{OUT,MAX} \times 40\%}$$

Where fsw is the switching frequency and  $I_{\text{OUT},\text{MAX}}$  is the maximum load current.

The SY8286B is quite tolerant of different ripple current amplitude. Consequently, the final choice of inductance can be slightly off the calculation value without significantly impacting the performance.

2) The saturation current rating of the inductor must be selected to be greater than the peak inductor current under full load conditions.

$$I_{\text{SAT, MIN}} > I_{\text{OUT, MAX}} + \frac{V_{\text{OUT}}(1\text{-}V_{\text{OUT}}/V_{\text{In, MAX}})}{2 \times f_{\text{SW}} \times L}$$

3) The DCR of the inductor and the core loss at the switching frequency must be low enough to achieve the desired efficiency requirement. It is desirable to choose an inductor with DCR<10m $\Omega$  to achieve a good overall efficiency.

#### <u>Soft-start</u>

The SY8286B has a built-in soft-start to control the rise rate of the output voltage and limit the input current surge during the IC start-up. The typical soft-start time is 1.2ms.

#### **Enable Operation**


The device contains two enable pins to control the LDO and Buck regulator. Driving the EN2 pin high (>0.8V) enables the IC and the LDO. To enable the Buck regulator, both EN1 and EN2 should be driven high. When EN1 and EN2 are driven below 0.4V, the device will be shut down, reducing input current <10 $\mu$ A. For automatic start-up, connect the enable pins to IN directly or through a 100k $\Omega$  resistor.

#### **External Bootstrap Capacitor**

This capacitor provides the gate driver voltage for internal high side MOSEFET. A 100nF low ESR ceramic capacitor connected between the BS pin and the LX pin is recommended.



# AN\_SY8286B



#### <u>LDO</u>

The 3.3V LDO provides the power supply for internal analog circuit and driving circuit. This pin should be bypassed to ground with a  $4.7\mu$ F ceramic capacitor. This pin is also capable sourcing 100mA current for external load.




#### **Power Good Indication**

PG is an open-drain output pin. This pin will be pulled to ground if the output voltage is lower than 90% of regulation voltage. Otherwise this pin will go to a high impedance state.

#### **Load Transient Considerations:**

The SY8286B adopts the instant PWM architecture to achieve good stability and fast transient responses. In applications with high step load current, adding an RC network  $R_{FF}$  and  $C_{FF}$  between the OUT pin and the FF pin may further speed up the load transient responses.



#### Layout Design:

The layout design of the SY8286B is relatively simple. For the best efficiency and minimum noise problem, the following components should be placed close to the IC:  $C_{IN}$ ,  $C_{LDO}$ , and L.

1) It is desirable to maximize the PCB copper area connecting to the GND pin to achieve the best thermal and noise performance. If the board space allowed, a ground plane is highly desirable.

2)  $C_{IN}$  must be close to the pins IN and GND. The loop area formed by  $C_{IN}$  and GND must be minimized.

3) The PCB copper area associated with the LX pin must be minimized to avoid the potential noise problem.

4) If the system chip interfacing with the enable pin has a high impedance state at shutdown mode and the IN pin is connected directly to a power source such as a Li-Ion battery, A 1M $\Omega$  pull-down resistor should be placed between the enable pin and the GND pins to prevent the noise from falsely turning on the regulator at shutdown mode.






Figure 4. PCB Layout Suggestion










Notes: All dimension in millimeter and exclude mold flash & metal burr.




# **Taping & Reel Specification**

### 1. QFN3×3-20 taping orientation



### 2. Carrier Tape & Reel specification for packages



Package	Tape width	Pocket	Reel size	Trailer	Leader length	Qty per
types	(mm)	pitch(mm)	(Inch)	length(mm)	(mm)	reel
QFN3×3	12	8	13"	400	400	5000

### 3. Others: NA



# **Revision History**

The revision history provided is for informational purpose only and is believed to be accurate, however, not warranted. Please make sure that you have the latest revision.

Date	Revision	Change	
Jan 27, 2018	Revision 0.9G	Add "Revision History" in page 13, Important Notice in page 14.	
May 30, 2016	Revision 0.9F	Update package outline (Recommended PCB layout)	
May 5, 2016	Revision 0.9E	Update package outline (side view)	
April 13, 2016	Revision 0.9D	Update the data in EC table (I <sub>Q</sub> , I <sub>SHDN</sub> , I <sub>Discharge</sub> , V <sub>ENH</sub> , V <sub>HYS</sub> , V <sub>PG</sub> threshold/ HYS, V <sub>LDO</sub>	
Dec 31, 2015	Revision 0.9C	Update general description.	
Nov 26, 2015	Revision 0.9B	<ol> <li>Features: Change "+/-1% Internal Vref" to "+/-1.5% output voltage accuracy"</li> <li>PG pin description</li> </ol>	
		2. Enable Operation in Application Information(Page9)	
July 15, 2015	Revision 0.9A	Add " dynamic LX voltage" in Abs (Page3)	
July 12, 2015	Revision 0.9	Initial Release	



#### **IMPORTANT NOTICE**

1. **Right to make changes.** Silergy and its subsidiaries (hereafter Silergy) reserve the right to change any information published in this document, including but not limited to circuitry, specification and/or product design, manufacturing or descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products are sold subject to Silergy's standard terms and conditions of sale.

2. Applications. Application examples that are described herein for any of these products are for illustrative purposes only. Silergy makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification. Buyers are responsible for the design and operation of their applications and products using Silergy products. Silergy or its subsidiaries assume no liability for any application assistance or designs of customer products. It is customer's sole responsibility to determine whether the Silergy product is suitable and fit for the customer's applications and products planned. To minimize the risks associated with customer's products and applications, customer should provide adequate design and operating safeguards. Customer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Silergy assumes no liability related to any default, damage, costs or problem in the customer's applications or products, or the application or use by customer's third-party buyers. Customer will fully indemnify Silergy, its subsidiaries, and their representatives against any damages arising out of the use of any Silergy components in safety-critical applications. It is also buyers' sole responsibility to warrant and guarantee that any intellectual property rights of a third party are not infringed upon when integrating Silergy products into any application. Silergy assumes no responsibility for any applications or for any use of any circuitry other than circuitry entirely embodied in a Silergy product.

3. Limited warranty and liability. Information furnished by Silergy in this document is believed to be accurate and reliable. However, Silergy makes no representation or warranty, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. In no event shall Silergy be liable for any indirect, incidental, punitive, special or consequential damages, including but not limited to lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges, whether or not such damages are based on tort or negligence, warranty, breach of contract or any other legal theory. Notwithstanding any damages that customer might incur for any reason whatsoever, Silergy' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Standard Terms and Conditions of Sale of Silergy.

4. **Suitability for use.** Customer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of Silergy components in its applications, notwithstanding any applications-related information or support that may be provided by Silergy. Silergy products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an Silergy product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Silergy assumes no liability for inclusion and/or use of Silergy products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

5. **Terms and conditions of commercial sale**. Silergy products are sold subject to the standard terms and conditions of commercial sale, as published at http://www.silergy.com/stdterms, unless otherwise agreed in a valid written individual agreement specifically agreed to in writing by an authorized officer of Silergy. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. Silergy hereby expressly objects to and denies the application of any customer's general terms and conditions with regard to the purchase of Silergy products by the customer.

6. No offer to sell or license. Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights. Silergy makes no representation or warranty that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right. Information published by Silergy regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from Silergy under the patents or other intellectual property of Silergy.

For more information, please visit: www.silergy.com

#### © 2018 Silergy Corp.

All Rights Reserved.